

# PCB Busbar Optimization for a 135 kW SiC Inverter Bryce Aberg (M.S), Dhrubo Rahman (PhD), Dr. Radha Sree Krishna Moorthy, Dr. Wensong Yu and Dr. Iqbal Husain

#### **Overview**

- framework Develop for a analytical, simulation-based, and experimental evaluation of parasitic loop inductance in a PCB busbar for a 135 kW SiC EV inverter.
- Use Ansys Q3D to extract parasitic to evaluate inductance busbar design
- Use impedance analyzer and DPT to directly measure loop inductance validate design and show to improvement in system operation.







Fig. 1: 135 kW EV Inverter with PCB Busbar




**Fig. 2: Current commutation loop** 



**(a)** 



**(a)** 



**(b)** 

Fig. 3. (a) 3D model of the current commutation loop with busbar - A and (b) current distribution in busbar – A.

**(b)** 

Fig. 4. (a) 3D model of the current commutation loop with busbar - B and (b) current distribution in busbar – B.

**(b)** 


Fig. 5. (a) 3D model of the current commutation loop with busbar - C and (b) current distribution in busbar – C.

## Results


 $L_{CCL} = L_{busbar} + L_{module} - 2M$ 

	Busbar A	Busbar B	Bu
Total Loop Inductance	12.8 nH	7.00 nH	<b>7.</b> 4
Busbar Self- Inductance	10.4 nH	5.4 nH	5.6
Mutual Inductance	4.0 nH	4.4 nH	4.3
DPT Voltage Spike @ 440 A	183 V	-	16

#### Fig. 6: Comparison of PCB busbar designs







**Fig. 8: Initial impedance measurement results** for Busbar-A

### **NC STATE** UNIVERSITY

# **Conclusions & Future Work**

- Decoupling capacitor placement is critical in minimizing loop inductance, resulting in lower turnoff voltage spike and higher reliability.
- Busbar-C is will result in a more reliable system than Busbar-A with lower voltage spikes and more uniform decoupling capacitor current distribution.
- Analysis approach can be used to inform decisions in future busbar designs.



Partners





ısbar

**4 nH** 

6 nH

3 nH

63 V

🕗 🖌 6.20 V 20 Feb 2018 22:24:15