

NCSU Breakthroughs in SiC Power MOSFET Technology

Progress Energy Distinguished University Professor Jay Baliga

April 11, 2019



Outline

- SiC Power MOSFET Breakthroughs achieved at NCSU
 - <u>PRESiCE</u>: SiC Power Device Manufacturing Technology
 - <u>SiC Power MOSFETs</u>: Inversion Channel & Accumulation Channel
 - <u>The JBSFET</u>: SiC MOSFET with Integrated Schottky Diode
 - <u>Split-Gate (SG) MOSFET</u>: Improved HF-FOM
 - <u>Buffered-Gate (BG) MOSFET</u>: Further Improved HF-FOM
 - <u>The OCTFET</u>: A New Cell Topology with Superior High Frequency Figures-of-Merit
 - <u>The BiDFET</u>: A Monolithic Bi-Directional Field Effect Transistor

Outline

- SiC Power MOSFET Breakthroughs achieved at NCSU
 - <u>PRESiCE</u>: SiC Power Device Manufacturing Technology
 - <u>SiC Power MOSFETs</u>: Inversion Channel & Accumulation Channel
 - <u>The JBSFET</u>: SiC MOSFET with Integrated Schottky Diode
 - <u>Split-Gate (SG) MOSFET</u>: Improved HF-FOM
 - <u>Buffered-Gate (BG) MOSFET</u>: Further Improved HF-FOM
 - <u>The OCTFET</u>: A New Cell Topology with Superior High Frequency Figures-of-Merit
 - <u>The BiDFET</u>: A Monolithic Bi-Directional Field Effect Transistor

PRESiCE: PRocess Engineered for manufacturing SiC Electronic-Devices



SiC Power Electronic-Devices

B.J. Baliga, et al, "PRESiCE[™]: Process Engineered for manufacturing SiC Electronic-Devices", *Int. Conf. on Silicon Carbide and Related Materials*, Paper MO.CP.10, September 18, 2017.

Qualification Procedure:

- (1) Define <u>Process Flow (NCSU)</u> for Manufacturing SiC Power MOSFETs, JBSFETs, and JBS Rectifiers at X-Fab.
- (2) Design a <u>Mask Set (NCSU)</u> for Manufacturing SiC Power MOSFETs, JBSFETs, and JBS Rectifiers at X-Fab for Qualifying the process.
- (3) Fabricated <u>Three Process Lots at X-Fab</u>.
- (4) Obtained <u>Statistical Data (NCSU)</u> on device parameters to confirm tight distribution of parameters from within each wafer, from wafer-to-wafer within each process lot, and from lot-to-lot.

Data Acquisition Equipment:

- (1) New Semi-Automated Signatone Wafer Prober.
 - 6 inch wafer capability
 - 3 kV chuck isolation
 - High Temp (300 oC)
- (2) New Keysight Test Equipment.
 - Maximum Voltage = 3 kV
 - Maximum Current = 20 A



1.2 kV JBS Rectifier Process Qualification

Process Qualification using Three Lots at X-Fab

Device #2: JBS Rectifier with Nickel Schottky Contact

> Active Area = 0.046 cm2



W. Sung, K. Han and B.J. Baliga, "Design and Manufacturing of 1200 V SiC JBS Diodes with Low On-State Voltage Drop and Reverse Blocking Leakage Current", *Int. Conf. on Silicon Carbide and Related Materials*, Paper WE.DP.9, September 20, 2017.



6 inch SiC wafer fabricated at X-Fab

JBS Rectifier with Nickel Schottky Contact (Within Lot Variation)

On-state Voltage Drop [V] @ If = 5A

Lot-3-W6-#2





Average = 2.05 V

Lot-3-W3-#2





JBS Rectifier with Nickel Schottky Contact (Within Lot Variation)

Leakage Current (IL) [nA] @ Vd=1000 V, RT





Lot-3-W6-#2





<u>Yield based on allowable maximum leakage current of 100 µA</u>

JBS Rectifier with Nickel Schottky Contact (Lot-to-Lot Variation)

On-state Voltage Drop [V] @ if = 5A, RT

 Lot-5-W3-#2

 2.31
 2.22
 2.18
 2.18
 2.20
 2.24

 2.22
 2.13
 2.10
 2.00
 2.01
 2.12
 2.16

 2.22
 2.13
 2.10
 2.00
 2.00
 2.01
 2.10
 2.16

 2.18
 2.09
 2.07
 2.07
 2.06
 2.07
 2.09
 2.10
 2.11
 2.14

 2.20
 2.08
 2.04
 2.05
 2.07
 2.06
 2.08
 2.08
 2.01
 2.11
 2.14

 2.30
 2.05
 2.04
 2.05
 2.05
 2.05
 2.06
 2.06
 2.08
 2.08
 2.11
 2.14

 2.30
 2.08
 2.05
 2.05
 2.05
 2.05
 2.06
 2.06
 2.08
 2.08
 2.11
 2.17

 2.00
 2.08
 2.05
 2.03
 2.03
 2.03
 2.04
 2.04
 2.04
 1.91
 1.91
 2.03
 2.10

 2.10
 2.06
 2.03
 2.03
 2.03
 2.03
 2.03
 2.03
 2.04
 2.04
 2.04
 2.01<



Lot-4-W3-#2

Lot-3-W3-#2

2.18 2.12 2.08 2.09 2.11 2.15

 2.10
 2.05
 2.03
 2.01
 2.02
 2.04
 2.05
 2.09

 2.07
 2.02
 2.00
 2.00
 2.00
 2.01
 2.02
 2.03
 2.05
 2.08

 2.07
 2.02
 1.98
 1.98
 1.99
 1.99
 2.01
 2.03
 2.05
 2.08

 2.14
 2.03
 1.99
 1.98
 1.98
 1.98
 1.98
 1.98
 1.98
 1.98
 1.98
 1.98
 1.98
 1.98
 1.98
 1.98
 2.03
 2.06
 2.13

 2.09
 2.01
 1.98
 1.97
 1.96
 1.98
 1.97
 1.90
 1.90
 1.93
 2.05
 2.08

 2.06
 1.99
 1.97
 1.97
 1.96
 1.97
 1.97
 1.96
 1.97
 1.97
 1.89
 1.90
 2.02
 2.06

 2.05
 1.99
 1.97
 1.96
 1.96
 1.96
 1.96
 1.97
 1.89
 1.89
 1.90
 2.02
 2.06

 2.05
 1.97
 1.97
 1.96
 1.96
 1.96
 1.97
 1.89
 1.89
 1.90
 2.01
 2.06

 2.06
 1.97
 1.97
 1.96
 1.96
 1.97
 1.96
 1.89
 1.89
 1.90
 2.02
 2.06

 2.06
 1.97
 1.96
 1.96
 1.97
 1.96
 1.89
 1.89
 1.91
 2.02
 2.06

 2.09
 2.01
 1.98
 1.96
 1.95
 1.96
 1.96
 1.96
 1.96
 1.92
 1.98
 2.03
 2.06

 2.04
 2.00
 1.97
 1.96
 1.96
 1.96
 1.97
 1.98
 2.01
 2.02

2.01 1.98 1.96 1.96 1.96 1.97 1.98 1.98 2.00 2.01 2.00 1.96 1.94 1.96 1.97 1.98 1.98 2.00





JBS Rectifier with Nickel Schottky Contact (Lot-to-Lot Variation)

Leakage Current (I,) [nA] @ Vd=1000 V, RT

Lot-5-W3-#2



Current (uA)

Lot-4-W3-#2

6.7 49.1



 Current (uA)

Yield based on allowable maximum leakage current of 100 µA

Current (uA)

Accumulation Channel MOSFET (ACCUFET)

- Process Qualification using Three Process Lots at X-Fab
- Device #5: Accumulation Channel MOSFET (ACCUFET) with JFET Implant
 - > Active Area = 0.045 cm2



W. Sung, K. Han and B.J. Baliga, "A Comparative Study of Channel Designs for SiC MOSFETs: Accumulation-Mode Channel vs Inversion-Mode Channel", *IEEE Int. Symp. On Power Semiconductor Devices and ICs*, Paper SiC-P9, pp. 375-378, June 2017, Sapporo, Japan.

Technical Note:

- > The Rds,on values in the Wafer Maps and Statistical Data plots include 35 m Ω of parasitic probe (~ 1 m Ω -cm2) and substrate (~ 1 m Ω -cm2) resistance.
- The Cgd values in Wafer Maps and Statistical data include 0.5 pF of parasitic probe capacitance.



<u>Typical: 144 m Ω (Allowable Max : 187 m Ω (30 % more)) \rightarrow All devices meet specifications</u>

Threshold Voltage (V_{th}) [V] @ Id = 1 mA, Vd = 0.1 V, RT

Lot-4-W1-#5

Lot-4-W2-#5



Typical : 2.33 V (Allowable Max : 3.50 V (50 % more)) - All devices meet specifications

Cgd [pF] @ Vd=1000 V, RT

Lot-5-W1-#5





Average = 9.51 pF

Lot-5-W2-#5





Leakage Current (I_L) [nA] @ Vd=1000 V, RT

Lot-4-W2-#5



Lot-4-W1-#5





Yield based on allowable maximum leakage current of 100 µA

On-Resistance (R_{on}) [m Ω] @ Id=1A, Vg=25V, RT

Lot-3-W1-#5

145 145 146 145 144 146 145 146 145 147 150 148 146 149 149 149 149 146 151 149 150 151 152 153 150149 149 149 150 149 149 151 154 148 155 151 151 150 152 151 151 149 148 147 146 149 149 14 150 153 150 150 148 150 146 144 146 145 146 147 150 149 153 153 151 148 150 150 144 146 148 149 153 150 148 149 150 146 146 145 146 145 144 147 145 151 152 153 151 149 150 149 148 148 146 144 144 149 146 154 150 154 150 149 152 150 148 151 152 146 151 149 150 150 152 153 155 151 151 154 151 150 152 143 146 150 154 156 151 150 154 155 149 148 145 148 148 146 146 150 149 147

45

40

35

30

of Devices

Number o

0



Lot-5-W1-#5

Threshold Voltage (V_{th}) [V] @ Id = 1 mA, Vd = 0.1 V, RT

Lot-5-W1-#5

 2.40
 2.40
 2.48
 2.46
 2.54
 2.48
 2.48

 2.30
 2.34
 2.40
 2.46
 2.52
 2.52
 2.54

 2.22
 2.22
 2.22
 2.32
 2.38
 2.38
 2.46
 2.50
 2.55
 2.56

 2.18
 2.18
 2.20
 2.22
 2.32
 2.38
 2.38
 2.46
 2.40
 2.56
 2.56

 2.18
 2.18
 2.10
 2.18
 2.20
 2.32
 2.38
 2.34
 2.40
 2.44
 2.50
 2.56
 2.57

 2.08
 2.12
 2.14
 2.16
 2.18
 2.22
 2.28
 2.34
 2.38
 2.44
 2.40
 2.44
 2.50
 2.52
 2.74
 2.32

 2.14
 2.12
 2.10
 2.14
 2.16
 2.20
 2.28
 2.30
 2.32
 2.38
 2.40
 2.45
 2.74
 2.34

 2.14
 2.12
 2.10
 2.14
 2.16
 2.20
 2.28
 2.30
 2.32
 2.38
 2.46
 2.72
 2.32

 2.20
 2.22
 2.

2.48 2.58 2.60 2.60 2.60 2.60 2.48 2.38



Lot-4-W1-#5 1.96 2.04 2.14 2.06 2.06 2.02 2.02 2.06 1.96 2.06 2.14 2.22 1.78 1.68 1.90 1.98 2.02 2.02 2.04 2.04 2.14 2.22 2.02 1.78 1.68 1.90 1.98 2.02 2.04 2.04 2.14 2.22 2.02 1.80 1.82 1.92 1.96 1.96 1.94 2.08 2.22 2.30 2.12 2.02 1.96 1.88 1.92 1.96 1.88 1.92 2.04 2.06 2.06 2.06 2.06 2.02 1.96 1.88 1.92 2.04 2.06 2.0









Average = 2.33 V Average = 2.03 V Average = 2.36 V Typical : 2.33 V (Allowable Max : 3.50 V (50 % more)) → All devices meet specifications

Cgd [pF] @ Vd=1000 V, RT

Lot-5-W1-#5 9.36 9.68 10.02 9.38 9.77 10.51 9.40 9.93 9.53 9.49 8.05 9.15 8.98 9.16 9.89 9.63 9.71 9.10 9.60 9.39 9.13 9.40 9.42 9.54 9.81 9.41 9.39 9.82 9.16 10.02 9.60 9.53 9.55 8.84 9.56 10.2010.3010.00 9.82 9.53 9.66 9.03 9.49 10.21 9.64 9.33 8.64 8.14 9 39 9 52 10.33 9.59 9.27 9.77 9.80 9.03 10.12 9.49 10.17 9.32 9.41 9.3 9.2 9.3 0.90 8.68 10.24 8.96 10.32 9.37 9.16 9.81 9.46 9.30 9.63 9.15 8.32 10.75 9.84 9.46 9.71 9.47 9.41 9.53 9.43 9.85 9.72 8.34 9.27 8.73 9.4 9.3 9.2 9.83 9.61 10.17 9.43 9.36 9.75 9.93 9.63 8.96 9.23 9.28 9.48 9.12 8.02 9.4 9.1 10.05 9.90 9.56 10.3510.13 9.86 9.00 9.41 9.92 9.24 9.37 10.25 9.16 9.62 9.72 9.38 9.96 9.73 9.67 9.40 9.61 8.59 9.25 9.38 8.55 8.95 9.94 9.66 9.66 9.79 9.16 10.02 9.02 9.61 9.17 9.42 9.41 9.97 10.37 9.51 9.43 8.73 8.98





10.8310.73

11.0110.83

11.0511.15

Damaged during the BV test w/o Flourinert





18

Leakage Current (I_L) [nA] @ Vd=1000 V, RT

4.5 5.67 6.1 1092 10.

14.93 65.

260 27.

10.98 5.6

17.05 6.43

4.42 3.92

32.20 3.68

5510 27.63 25.18 25.

2215 11.54 26.43 17. 5.30 10. 8.48

Number of Devices

0 0

Current (uA)

	Lc	ot-	3-	W	1-	# !	5								L	ot	-4	- N	/1-	#5	5							L	ot	:-5	5-V	N 1	L-#	‡5				
		4.02	2.61	3.95	6.10	3.51									336.7	722.0	2212	17.5	52.1	17.0									22.83	51.92	3.67	3.10	3.27					
ì	7.42	4.39	3.06	2.63	34,89	3.11	2.85							125.5	95.2	41.5	10,7	16.5	23348	13.0	6.0							13,19	3.80	3.66	4.41	2.84	2.68	2.55	2.75			
4	12.95	4.58	3.41	4.73	5.29	3.43	2.87	2.40					95.6	319.1	196.4	65.4	19.3	24.0	32.9	12.9	5.3	4.7					18.07	35.24	4.68	5.67	1164	3.00	84.93	3.03	2.82	2.58		
3	14.37	4.92	5.21	5.12	8.52	3,65	3.24	3.04	5.12			54.9	95.8	120.5	216.4	437.2	20.2	35.3	43.2	16.7	15.7	6.0	17.5	5		7,78	6.64	5.55	5.48	4.27	22.14	3.06	4.82	3.03	2.68	2.28	2.53	
7	16.70	1163	6.58	35.49	73.04	3.61	3.46	3.04	4.19	14.83	11	122.2	98.8	311.5	207.8	95.8	34.7	58.6	49.4	22.9	12.0	6.4	12.4	11.8	48.7	134.9	15.38	7,13	6.14	6.58	6,11	5.09	3,79	3.16	3.07	2.98		4.
1	14.10	300	ń.92	7.75	8.87	4.13	4.27	11.89	5.37	6.70	125.9	71.1	78.2	151.0	137.3	60.5	35.4	73.5	61.9	18.1	22.8	14.1	63.6	21.0	17.9	616.18	9.35	13.23	11.15	5,74	5.07	4.72	4.39	21.83	3.37	3.03	2.66	5,
8	77098	6.65	8.24	37.79	10.55	4.60	3.53	3.62	5.15	13.68	31.7	126.2	165,1	165.0	143.5	35.4		121.3	69.1	31.0	20.2	14.2	26.6	27.8	51.2	244.40	20.82	20.82	12.44	8,89	8_39	13.96	4.70	3.91	3.58	3.09	2.40	7.
	16.03	28.93	7.65	9,59	427	3.95	4.52	4.07	6.24	10.75	39.3	51.1	51.1	73.5	148.1			63.1	132.9	23.0	29.8	17.6	34.8	41.3	21.4	710.22	10.22	7.48	9.53			4.82	4.40	3.92	3.77	3.37	2.54	7.
5	10.25	4.13		12.75	8.48	4.16	5,33	3,96	6.34	12.78	15.9	75.5	66.4	161.0	64.4	23.2		66.1	45.7	18.1	24.5	15,1	35.2	57.0	62.0	017.94	13.25	7,79	9.88	7.47	5.87	4,93	3.96	4.25	4.32	3.71	2.80	13
,	6.60	162	14.12	10.63	5.96	4.16	6.94	4.51	11.12		1	39,7	72.5	104.7	37.2	16.4	23.7	58.2	40.1	19.8	27.9	20.4	57,3	86.8	64.9	4 7.93	6.55	8.71	564	160	4.17	5,77	4.37	4.67	4.98	4.69	3.85	16
1	7.23	3.66	44.58	199	200	765	6.03	4.67	11.21			84.4	83.0	162.5	25.8	13.1	39.3	4894	43.4	19.5	32.0	26.7	85.6				12.78	6.94	5.09	6.91	4.90	14,49	4.62	5.54	5.54	5.18	2.95	
	3.66	3.00	7.26	13.84	239	3.85	6.30	7.12					141.0	40.6	16.6	8.0	16.6	46.8	26.1		42.7	36.1					9.32	7.77	5.44	3.88	3.88	6.26	5.61	7.12	5.81	6.55		
	3.54	454	4.71	12.04	12.14	2.83	5.85							52.3	72.9	13.0	25.0	50.9	18.4	16.0	76.4		-					21.66	4.86		14.48	244	10.50	6.08	62.71			
a	kage C	urrent	in Rev	verse l	Blockir	ng Mo	de						Le	akage	Curr	ent in	Reve	rse Blo	ocking	Node		•					L	eaka	ge Cur	renti	in Rev	erse l	Blocki	ng Mo	ode			
				Yi	eld	: 9	3.3	%				160						Yie	eld	95	5.39	6				160							Υiε	ble	: 9	6%		
												120														140												
												100														100												
											rices	80														08 /ICeS												
											f Dev	60														1 De/												
											er o	40														0 40												
											Iumb	20														E 20												
						-					z	0													-	2 0												
10	20	30	40	50	60	70	80	90	100				0	10	20	30	40	50 (50 70	80	90	100					0	10	20	30	40	50	60	/0 8	30 5	0 1	.00	

Yield based on allowable maximum leakage current of 100 µA

Current (uA)

Current (uA)

Inversion Channel MOSFET (INVFET)

- Process Qualification using Three Process at X-Fab
- Device #5: Inversion Channel MOSFET (INVFET) with JFET Implant
 - > Active Area = 0.045 cm2
- Similar Results like Accumulation Channel devices

PRESiCE Technology is available for licensing from NCSU for manufacturing products at X-Fab

Outline

- SiC Power MOSFET Breakthroughs achieved at NCSU
 - <u>PRESiCE</u>: SiC Power Device Manufacturing Technology
 - <u>SiC Power MOSFETs</u>: Inversion Channel & Accumulation Channel
 - <u>The JBSFET</u>: SiC MOSFET with Integrated Schottky Diode
 - <u>Split-Gate (SG) MOSFET</u>: Improved HF-FOM
 - <u>Buffered-Gate (BG) MOSFET</u>: Further Improved HF-FOM
 - <u>The OCTFET</u>: A New Cell Topology with Superior High Frequency Figures-of-Merit
 - <u>The BiDFET</u>: A Monolithic Bi-Directional Field Effect Transistor

JBSFET: MOSFET with Integrated JBS Diode



W. Sung and B.J. Baliga, "On Developing One-Chip Integration of 1.2 kV SiC MOSFET and JBS Diode (JBSFET)", *IEEE Transactions on Industrial Electronics*, Vol. 64, pp. 8206-8212, 2017.

JBSFET Area Savings Analysis

Layout comparison for 1.2 kV, 5.7 A Devices

	Approaches	Active area (cm2)	Edge termination And periphery	Total area (cm2)
Previous approach	Pure MOS FET + Pure JBS	0.0212 (MOSFET) 0.0263 (JBS)	0.0110 (MOSFET) 0.0122 (JBS)	0.0322+ 0.0385 = 0.0707
PA approach 1 JBSEFET1	JBSFET	0.0284 (5.72A MOSFET*)	0.0126	0.041
PA approach 2 JBSFET2	JBSFET	0.0281	0.0126	0.0407
PA approach 3 JBSFET 3	Pure MOS FET Pure JBS	0.0475	0.016	0.0635

Assumptions:

- Edge termination design : 10 floating field rings 3um wide, total spacing is about 20um, which gives about 50um total width for edge termination
- Periphery : Edge termination to C/S implant 20um, dicing lane 70um per side, C/S to dicing 30um-> total 120um
- *Comparison with a 5.72A pure MOSFET : 0.0242 active + 0.0117 periphery = 0.036 cm2

JBSFET Area Savings Analysis



Conclusion: Area Savings of about 40 % can be achieved with the JBSFET Approach

Other Benefits: Cuts package count in half. Reduces switching loss by 40% at elevated temperatures.

Measured Data - JBSFET I-V

JBSFET Id-Vd, Active area 4.5mm²





Accumulation Channel JBSFET

Process Qualification using Three Process Lots at X-Fab
 Device #7: Accumulation Channel JBSFET with JFET Implant
 Active Area = 0.045 cm2



W. Sung and B.J. Baliga, "Monolithically Integrated 4H-SiC MOSFET and JBS Diode (JBSFET) using a Single Ohmic/Schottky Process Scheme", *IEEE Electron Device Letters*, Vol. 37, pp. 1605-1608, 2016.

Technical Note:

- > The Rds,on values in the Wafer Maps and Statistical Data plots include 35 m Ω of parasitic probe (~ 1 m Ω -cm2) and substrate (~ 1 m Ω -cm2) resistance.
- > The Cgd values in Wafer Maps and Statistical data include 0.5 pF of parasitic probe capacitance.

30

25

20

Number of Devices

On-Resistance (R_{on}) [m Ω] @ Id=1A, Vg=25V, RT – 11 m Ω -cm2

Lot-3-W3-#7 Lot-5-W3-#7 Lot-4-W3-#7 276 266 262 261 264 268 319 289 284 283 280 287 237 234 237 238 235 233 269 259 255 253 253 256 261 260 277 281 279 276 275 276 277 294 238 233 239 242 237 233 235 265 257 256 256 252 249 255 256 260 263 291 274 273 275 277 278 274 275 274 279 236 234 234 234 238 239 236 234 236 242 253 253 253 249 242 246 250 249 248 261 261 301 278 268 268 272 268 270 268 269 268 277 2.66 240 237 237 234 232 230 236 233 229 233 236 232 259 253 250 249 245 241 246 248 243 224 237 258 262 286 273 268 269 266 265 265 267 269 236 242 267 275 242 236 233 229 227 230 228 231 220 221 219 231 277 259 255 2.50 245 240 243 243 220 223 231 248 260 319 284 274 270 266 258 261 265 238 232 235 248 240 238 231 229 226 231 225 230 219 220 216 234 245 241 240 241 240 223 225 227 242 256 255 2.49 241 242 240 238 230 226 229 224 226 224 220 217 234 305 270 269 264 263 258 259 259 231 229 246 244 241 239 243 240 231 222 227 241 255 223 224 215 218 212 232 239 239 232 227 226 312 280 271 269 263 266 260 261 257 233 226 234 246 269 247 243 243 244 245 242 242 228 230 248 253 241 242 238 231 226 229 230 227 225 218 217 221 230 296 264 255 281 270 269 270 266 263 264 264 248 228 235 271 270 241 244 238 230 229 229 236 229 227 231 232 229 227 257 252 242 245 246 248 242 244 246 255 245 252 293 280 273 267 265 266 265 261 264 248 263 277 265 249 246 251 247 245 246 248 249 247 239 236 232 231 232 234 232 230 232 234 223 250 244 272 266 267 265 263 266 262 264 262 273 276 245 236 231 227 227 234 233 227 229 229 266 252 244 248 246 246 247 253 245 248 298 276 264 266 264 265 265 261 263 263 243 234 225 226 238 225 219 221 229 255 251 245 244 245 248 247 275 269 265 261 263 262 266 291 Specific On Resistance (Vg=25V Id=1A) Specific On Resistance (Vg=25V Id=1A) Specific On Resistance (Vg=25V Id=1A) 30 30 Std. Dev. : 7.05 Std. Dev. : 11.73 Std. Dev. : 16.6 25 25 20 20 of Devices 12 Number of Devices Number 187 196 204 213 222 230 239 248 256 265 274 45 55 55 55 73 73 83 158 167 176 176 186 195 195 204 204 214 223 20 39 148 0 12 25 52 65 79 92 106 119 132 146 159 173 0 39 Resistance (mQ) Resistance (mΩ*cm2) Resistance (mΩ*cm2) Average = 232 m Ω Average = 250 m Ω Average = 268 m Ω

<u>Typical : 250 m Ω (Allowable Max : 325 m Ω (30 % more)) \rightarrow All devices meet specifications</u>

Threshold Voltage (V_{th}) [V] @ Id = 1 mA, Vd = 0.1 V, RT

Lot-5-W3-#7

 1.56
 2.60
 2.60
 2.58
 2.60
 2.58
 2.60
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 2.58
 <th2.58</th>
 2.58
 2.58
 <th





Lot-4-W3-#7

 2.40
 2.32
 2.38
 2.46
 2.36
 2.28

 2.46
 2.36
 2.36
 2.42
 2.34
 2.28
 2.46
 2.46
 2.48
 2.46
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.44
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.44
 2.48
 2.48
 2.44
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.48
 2.

2.56 2.50 2.34 2.22 2.34 2.42 2.34 2.22 2.34 2.40 2.44 2.34 2.24 2.30 2.60 2.32 2.22 2.34



Lot-3-W3-#7



Average = 2.43 V

Typical : 2.41 V (Allowable Max : 3.62 V (50 % more)) - All devices meet specifications

70

60

50

Number of Devices

0

3^{rd} Quadrant (V_f) [V]@ If = 5A, RT

Lot-5-W3-#7

2.52 2.42 2.40 2.39 2.40 2.43

2.43 2.37 2.36 2.35 2.35 2.36 2.38 2.39

2.42 2.34 2.33 2.35 2.36 2.35 2.37 2.36 2.37 2.40

2.44 2.34 2.32 2.33 2.33 2.32 2.34 2.35 2.35 2.34 2.34 2.38

2.49 2.35 2.31 2.31 2.31 2.29 2.28 2.31 2.31 2.20 2.18 2.19 2.24 2.37

2 48 2 35 2 32 2 31 2 31 2 30 2 30 2 29 2 30 2 18 2 18 2 19 2 21 2 37

2.47 2.34 2.30 2.31 2.30 2.30 2.29 2.31 2.29 2.18 2.16 2.19 2.23 2.36

2.57 2.36 2.30 2.30 2.30 2.30 2.29 2.30 2.30 2.24 2.17 2.20 2.34 2.36

2.48 2.35 2.31 2.29 2.29 2.29 2.29 2.30 2.31 2.31 2.33 2.35

2.43 2.34 2.29 2.29 2.29 2.30 2.31 2.31 2.32 2.34

2.40 2.33 2.30 2.30 2.30 2.30 2.30 2.30 2.29 2.31 2.24 2.30 2.35 2.37

Lot-4-W3-#7

2.35 2.31 2.29 2.30 2.31 2.32 2.30 2.26 2.25 2.25 2.28 2.29 2.30 2.32 2.29 2.24 2.24 2.25 2.25 2.25 2.27 2.28 2.30 2.32 2.29 2.24 2.24 2.24 2.25 2.25 2.25 2.27 2.28 2.30 2.32 2.39 2.27 2.24 2.24 2.24 2.23 2.25 2.25 2.26 2.26 2.29 2.31 2.39 2.27 2.24 2.24 2.23 2.22 2.25 2.25 2.26 2.26 2.29 2.31 2.39 2.27 2.24 2.24 2.23 2.22 2.23 2.25 2.26 2.26 2.30 2.33 2 2.31 2.25 2.23 2.22 2.23 2.23 2.23 2.15 2.15 2.25 2.30 2 2.31 2.25 2.23 2.22 2.21 2.21 2.22 2.23 2.16 2.15

Lot-3-W3-#7



Average = 2.33 V

2.242.24 2.24 2.23 2.242.24 2.242.22 2.21 2.22 2.23 2.23 2.23 2.23

 2.23
 2.21
 2.21
 2.22
 2.22
 2.22
 2.23
 2.24

 2.23
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.21
 2.20
 2.21
 2.20
 2.21
 2.20
 2.21
 2.20
 2.21
 2.20
 2.21
 2.20
 2.21
 2.20
 2.21
 2.20
 2.19
 2.18
 2.19
 2.18
 2.19
 2.18
 2.19
 2.18
 2.19
 2.18
 2.19
 2.14
 2.15
 2.16
 2.26

 2.22
 2.20
 2.21
 2.20
 2.21
 2.20
 2.21
 2.20
 2.21
 2.20
 2.25
 2.25
 2.25
 2.25
 2.25
 2.25
 2.26
 2.21
 2.20
 2.21
 2.20
 <

Diode On Voltage

Std. Dev. : 0.032





Voltage (V)

1.92 1.97 2.03 2.08 2.14 2.19 2.25 2.30 2.36 2.41 2.47

Leakage Current (I_L) [nA] @ Vd=1000 V, RT



Outline

- SiC Power MOSFET Breakthroughs achieved at NCSU
 - <u>PRESiCE</u>: SiC Power Device Manufacturing Technology
 - <u>SiC Power MOSFETs</u>: Inversion Channel & Accumulation Channel
 - <u>The JBSFET</u>: SiC MOSFET with Integrated Schottky Diode
 - <u>Split-Gate (SG) MOSFET</u>: Improved HF-FOM
 - <u>Buffered-Gate (BG) MOSFET</u>: Further Improved HF-FOM
 - <u>The OCTFET</u>: A New Cell Topology with Superior High Frequency Figures-of-Merit
 - <u>The BiDFET</u>: A Monolithic Bi-Directional Field Effect Transistor

Split-Gate (SG) SiC Power MOSFET

Source	Source		MOSFET	SG- MOSFET		
N+ N	N+ N	X width	NA	o.3 µm		
P JFEI W _{JFET}	P JFEI	JFET region width (W _{JFET})	0.7 μm	0.9 µm		
N- Drift	N- Drift	JFET region doping	3x10 ¹⁶ cm ⁻³			
		N- Drift thickness	10 µm			
N+ sub	N+ sub	N- Drift				
Drain	Drain	doping	8x10 ¹⁵ cm ⁻³			
Conventional	Split-Gate					

The Split-Gate SiC Power MOSFET can be fabricated with the same process as used for the Conventional MOSFET.

Gate Design is different during device layout.

Split-Gate (SG) SiC Power MOSFET



Split-Gate (SG) SiC Power MOSFET: Experimental Results



Split-Gate (SG) SiC Power MOSFET: Experimental Results



K. Han, B.J. Baliga, and W. Sung, "Split-Gate 1.2 kV 4H-SiC MOSFET: Analysis and Experimental Validation", *IEEE Electron Device Letters*, Vol. 38, pp. 1437-1440, October 2017.

Outline

- SiC Power MOSFET Breakthroughs achieved at NCSU
 - <u>PRESiCE</u>: SiC Power Device Manufacturing Technology
 - <u>SiC Power MOSFETs</u>: Inversion Channel & Accumulation Channel
 - <u>The JBSFET</u>: SiC MOSFET with Integrated Schottky Diode
 - <u>Split-Gate (SG) MOSFET</u>: Improved HF-FOM
 - <u>Buffered-Gate (BG) MOSFET</u>: Further Improved HF-FOM
 - <u>The OCTFET</u>: A New Cell Topology with Superior High Frequency Figures-of-Merit
 - <u>The BiDFET</u>: A Monolithic Bi-Directional Field Effect Transistor

Buffered-Gate (BG) SiC Power MOSFET



- The Buffered-Gate SiC Power MOSFET can be fabricated with one additional (N+ JFET) Step compared with the Conventional MOSFET.
- Gate Design is different during device layout.

Buffered-Gate (BG) SiC Power MOSFET



- Optimization of N+ JFET Doping Concentration 3E17 cm-3 is Optimum to:
 - Reduce Specific On-Resistance
 - Maintain Low Gate Oxide Electric Field

Buffered-Gate (BG) SiC Power MOSFET





X2 is P+ Shielding Region Extension beyond Gate Edge

Optimum X2 is 0.3 μm based on alignment tolerances

Buffered-Gate (BG) SiC Power MOSFET: Experimental Results



Buffered-Gate (BG) SiC Power MOSFET: Experimental Results



K. Han, B.J. Baliga, and W. Sung, "A Novel 1.2 kV 4H-SiC Buffered-Gate (BG) MOSFET: Analysis and Experimental Validation", *IEEE Electron Device Letters*, Vol. 39, pp. 248-251, February 2018.

Outline

- SiC Power MOSFET Breakthroughs achieved at NCSU
 - <u>PRESiCE</u>: SiC Power Device Manufacturing Technology
 - <u>SiC Power MOSFETs</u>: Inversion Channel & Accumulation Channel
 - <u>The JBSFET</u>: SiC MOSFET with Integrated Schottky Diode
 - <u>Split-Gate (SG) MOSFET</u>: Improved HF-FOM
 - <u>Buffered-Gate (BG) MOSFET</u>: Further Improved HF-FOM
 - <u>The OCTFET</u>: A New Cell Topology with Superior High Frequency Figures-of-Merit
 - <u>The BiDFET</u>: A Monolithic Bi-Directional Field Effect Transistor

SiC Power MOSFET: New OCTFET Cell Topology



- The New Octagonal Cell Topology for the SiC Power MOSFET (OCTFET) can be fabricated with the same process as the Conventional MOSFET.
- Gate Design is different during device layout.

SiC Power MOSFET: New OCTFET Cell Topology



1.2kV SiC Power OCTFET: Experimental Results



SiC Power MOSFET: New OCTFET Cell Topology



K. Han and B.J. Baliga, "The 1.2 kV 4H-SiC OCTFET: A New Cell Topology with Improved High-Frequency Figures-of-Merit", *IEEE Electron Device Letters*, Vol. 40, pp. 299-302, February 2019.

Outline

- SiC Power MOSFET Breakthroughs achieved at NCSU
 - <u>PRESiCE</u>: SiC Power Device Manufacturing Technology
 - <u>SiC Power MOSFETs</u>: Inversion Channel & Accumulation Channel
 - <u>The JBSFET</u>: SiC MOSFET with Integrated Schottky Diode
 - <u>Split-Gate (SG) MOSFET</u>: Improved HF-FOM
 - <u>Buffered-Gate (BG) MOSFET</u>: Further Improved HF-FOM
 - <u>The OCTFET</u>: A New Cell Topology with Superior High Frequency Figures-of-Merit
 - <u>The BiDFET</u>: A Monolithic Bi-Directional Field Effect Transistor

BiDFET: Monolithic Bi-Directional FET

Cycloconverters or matrix converters require power devices with bidirectional voltage blocking and current conduction capability.



- A Matrix Converter creates a variable output voltage with unrestricted frequency using an array of fully-controlled four-quadrant bidirectional switches as the main power elements.
- It does not need any large energy storage elements and DC-link circuit.
- "Unfortunately, there were no such devices available."
- "Consequently, multiple discrete devices had to be used to construct suitable switch cells."

P.W. Wheeler, J. Rodriguez, J.C. Clare, L. Empringham, and A. Weinstein, "Matrix Converters: A Technology Review", *IEEE Trans. Industrial Electronics*, vol. 49, no. 2, pp. 276–288, April 2002.

Proposed SiC Bi-Directional FET – BiDFET



BiDFET: Experimental Results



SiC Power JBSFET - 1

Operation in First Quadrant

- T1 is Reference Electrode for BiDFET
- Positive bias on Electrode T2
- JBSFET-1 Blocks Voltage if V(G1-T1) = 0
- Blocking Voltage = 1650 V
- Low leakage current in spite of Schottky Contact

W. Sung and B.J. Baliga, "Monolithically Integrated 4H-SiC MOSFET and JBS Diode (JBSFET) using a Single Ohmic/Schottky Process Scheme" IEEE Electron Device Letters, Vol. 37, No. 7, pp. 1605-1608, Oct. 2016



SiC Power JBSFET - 2

BiDFET: Experimental Results



SiC Power JBSFET - 1

Operation in First Quadrant

- T1 is Reference Electrode for BiDFET
- Positive bias on Electrode T2
- Gate Bias for JBSFET-2: V(G2-T2) = 25 V
- Current flows through channel within JBSFET-2
- Gate Bias for JBSFET-1 Varied (5 V steps to 25 V)
- On-state Resistance = 0.5 Ω Can be reduced with larger active area.
- Current Saturation with good Safe-Operating-Area



SiC Power JBSFET - 2

BiDFET: Experimental Results



SiC Power JBSFET - 1

Operation in First Quadrant

- T1 is Reference Electrode for BiDFET
- Positive bias on Electrode T2
- Gate Bias for JBSFET-2: V(G2-T2) = 0 V
- Current flows through JBS Diode within JBSFET-2
- Gate Bias for JBSFET-1 Varied (2 V steps to 26 V)
- Knee is observed at 1.5 V in output characteristics.
- Current Saturation with good Safe-Operating-Area



SiC Power JBSFET - 2

Similar Characteristics in Third Quadrant

BiDFET: Comparison with Prior Art

AC Swite	h Option	Number of Devices & Packages per Leg	On-State Voltage Drop	
	Si Devices	Case (a)	5	5.0 V
	Si Devices	Case (b)	4	3.5 V
	Si Devices	Case (c)	2	2.5 V
	SiC Devices	Case (d)	4	1.75 V
	SiC Devices	Case (e)	4	1.75 V
	SIC BIDFET		1	0.5 V

- Assumptions:
- Si Diode On-State Voltage Drop = 1.5 V
- Si Asymmetric IGBT On-State Voltage Drop = 2.0 V
- Si Symmetric (RB) IGBT On-State Voltage Drop = 2.5 V
- SiC Diode On-State Voltage Drop = 1.5 V
- SiC MOSFET On-State Voltage Drop = 0.25 V

BiDFET: Monolithic Bi-Directional FET

- A Novel Monolithic 4-Terminal Bi-Directional Field Effect Transistor (BiDFET) based up on SiC Technology has been proposed and demonstrated for application to Matrix Converters.
- The key attributes of the device are:
 - High blocking voltage in first and third quadrants
 - Current conduction in first and third guadrants with low on-resist
 - Current saturation with gate bias control in first and third que
 - Fast switching capability of SiC power MOSFETs
 - Large SOA with ruggedness of SiC power MOSFETs
- Advantages when compared with previous approp
 - Single device
 - Only one package
 - Low on-state resistance and
 - Can be Manufactured in

The authors wish to a This work was support **Cooperative Agreemen**

Technology is Available for licensing nt of Energy Advanced Manufacturing Office under 06521.

B.J. Baliga and K. Han, "Monolithic SiC Bi-Directional Field Effect Transistor (BiDFET): Concept, Implementation, and Electrical Characteristics ", GOMACTech 2018, Paper 3.2, pp. 32-35, March 13, 2018.

G2

T2

Conclusion

- SiC Power MOSFET Breakthroughs achieved at NCSU
 - <u>PRESiCE</u>: SiC Power Device Manufacturing Technology
 - <u>SiC Power MOSFETs</u>: Inversion Channel & Accumulation Channel
 - <u>The JBSFET</u>: SiC MOSFET with Integrated Schottky Diode
 - <u>Split-Gate (SG) MOSFET</u>: Improved HF-FOM
 - <u>Buffered-Gate (BG) MOSFET</u>: Further Improved HF-FOM
 - <u>The OCTFET</u>: A New Cell Topology with Superior High Frequency Figures-of-Merit
 - <u>The BiDFET</u>: A Monolithic Bi-Directional Field Effect Transistor