



# NCSU Breakthroughs in SiC Power MOSFET Technology

Progress Energy Distinguished University Professor  
Jay Baliga

---

April 11, 2019



Acknowledgements



# Outline

---

- **SiC Power MOSFET Breakthroughs achieved at NCSU**
  - **PRESiCE: SiC Power Device Manufacturing Technology**
  - **SiC Power MOSFETs: Inversion Channel & Accumulation Channel**
  - **The JBSFET: SiC MOSFET with Integrated Schottky Diode**
  - **Split-Gate (SG) MOSFET: Improved HF-FOM**
  - **Buffered-Gate (BG) MOSFET: Further Improved HF-FOM**
  - **The OCTFET: A New Cell Topology with Superior High Frequency Figures-of-Merit**
  - **The BiDFET: A Monolithic Bi-Directional Field Effect Transistor**





# Outline

---

- **SiC Power MOSFET Breakthroughs achieved at NCSU**
  - **PRESiCE: SiC Power Device Manufacturing Technology**
  - **SiC Power MOSFETs: Inversion Channel & Accumulation Channel**
  - **The JBSFET: SiC MOSFET with Integrated Schottky Diode**
  - **Split-Gate (SG) MOSFET: Improved HF-FOM**
  - **Buffered-Gate (BG) MOSFET: Further Improved HF-FOM**
  - **The OCTFET: A New Cell Topology with Superior High Frequency Figures-of-Merit**
  - **The BiDFET: A Monolithic Bi-Directional Field Effect Transistor**

# PRESiCE: P*R*ocess E*ngineered* for manufacturing SiC E*lectronic-Devices*

## SiC Power Electronic-Devices



B.J. Baliga, et al, "PRESiCE™: Process Engineered for manufacturing SiC Electronic-Devices", *Int. Conf. on Silicon Carbide and Related Materials*, Paper MO.CP.10, September 18, 2017.

# PRESiCE: Process Engineered for manufacturing SiC Electronic-Devices

---

## Qualification Procedure:

- (1) Define Process Flow (NCSU) for Manufacturing SiC Power MOSFETs, JBSFETs, and JBS Rectifiers at X-Fab.
- (2) Design a Mask Set (NCSU) for Manufacturing SiC Power MOSFETs, JBSFETs, and JBS Rectifiers at X-Fab for Qualifying the process.
- (3) Fabricated Three Process Lots at X-Fab.
- (4) Obtained Statistical Data (NCSU) on device parameters to confirm tight distribution of parameters from **within each wafer**, from **wafer-to-wafer** within each process lot, and from **lot-to-lot**.


## Data Acquisition Equipment:

- (1) New Semi-Automated Signatone Wafer Prober.
  - 6 inch wafer capability
  - 3 kV chuck isolation
  - High Temp (300 oC)
- (2) New Keysight Test Equipment.
  - Maximum Voltage = 3 kV
  - Maximum Current = 20 A




# 1.2 kV JBS Rectifier Process Qualification

- Process Qualification using Three Lots at X-Fab
- Device #2: JBS Rectifier with Nickel Schottky Contact
  - Active Area = 0.046 cm<sup>2</sup>



W. Sung, K. Han and B.J. Baliga, "Design and Manufacturing of 1200 V SiC JBS Diodes with Low On-State Voltage Drop and Reverse Blocking Leakage Current", *Int. Conf. on Silicon Carbide and Related Materials*, Paper WE.DP.9, September 20, 2017.




6 inch SiC wafer  
fabricated at X-Fab




# JBS Rectifier with Nickel Schottky Contact (Within Lot Variation)

On-state Voltage Drop [V] @  $I_f = 5A$

**Lot-3-W3-#2**




**Lot-3-W6-#2**






# JBS Rectifier with Nickel Schottky Contact (Within Lot Variation)

Leakage Current ( $I_L$ ) [nA] @  $V_d=1000$  V, RT

Lot-3-W3-#2



Lot-3-W6-#2




Yield based on allowable maximum leakage current of 100  $\mu$ A




# JBS Rectifier with Nickel Schottky Contact (Lot-to-Lot Variation)

On-state Voltage Drop [V] @  $I_f = 5A$ , RT



**Lot-3-W3-#2**




**Lot-4-W3-#2**




**Lot-5-W3-#2**



**Average = 2.00 V**



**Average = 1.94 V**





**Average = 2.06 V**



# JBS Rectifier with Nickel Schottky Contact (Lot-to-Lot Variation)

Leakage Current ( $I_L$ ) [nA] @  $V_d=1000$  V, RT



Lot-3-W3-#2



Lot-4-W3-#2




Lot-5-W3-#2



Yield based on allowable maximum leakage current of 100  $\mu$ A

# Accumulation Channel MOSFET (ACCUFET)

- Process Qualification using Three Process Lots at X-Fab
- Device #5: Accumulation Channel MOSFET (ACCUFET) with JFET Implant
  - Active Area = 0.045 cm<sup>2</sup>



W. Sung, K. Han and B.J. Baliga, "A Comparative Study of Channel Designs for SiC MOSFETs: Accumulation-Mode Channel vs Inversion-Mode Channel", *IEEE Int. Symp. On Power Semiconductor Devices and ICs*, Paper SiC-P9, pp. 375-378, June 2017, Sapporo, Japan.

## Technical Note:

- The  $R_{ds,on}$  values in the Wafer Maps and Statistical Data plots include 35 m $\Omega$  of parasitic probe ( $\sim 1$  m $\Omega$ -cm<sup>2</sup>) and substrate ( $\sim 1$  m $\Omega$ -cm<sup>2</sup>) resistance.
- The  $C_{gd}$  values in Wafer Maps and Statistical data include 0.5 pF of parasitic probe capacitance.

# Accumulation Channel MOSFET (ACCUFET) (Within Lot Variation)



On-Resistance ( $R_{on}$ ) [ $m\Omega$ ] @  $I_d=1A$ ,  $V_g=25V$ ,  $R_T$  - 6.5  $m\Omega\text{-cm}^2$

Lot-4-W1-#5




□ Damaged during the BV test w/o Flourinert

Lot-4-W2-#5



Average = 139  $m\Omega$




Average = 137  $m\Omega$

Typical: 144  $m\Omega$  (Allowable Max : 187  $m\Omega$  (30 % more)) → All devices meet specifications



# Accumulation Channel MOSFET (ACCUFET) (Within Lot Variation)

Threshold Voltage ( $V_{th}$ ) [V] @  $I_d = 1$  mA,  $V_d = 0.1$  V, RT


**Lot-4-W1-#5**



**Lot-4-W2-#5**



Average = 2.03 V



Average = 2.48 V


Typical value is the Average of All Devices from All Three Lots

Typical : 2.33 V (Allowable Max : 3.50 V (50 % more)) → All devices meet specifications



# Accumulation Channel MOSFET (ACCUFET) (Within Lot Variation)

Cgd [pF] @ Vd=1000 V, RT


Lot-5-W1-#5



Lot-5-W2-#5



Average = 9.51 pF





Average = 9.86 pF



# Accumulation Channel MOSFET (ACCUFET) (Within Lot Variation)

Leakage Current ( $I_L$ ) [nA] @  $V_d=1000$  V, RT

Lot-4-W1-#5



Lot-4-W2-#5




Yield based on allowable maximum leakage current of 100  $\mu$ A

# Accumulation Channel MOSFET (ACCUFET) (Lot-to-Lot Variation)

On-Resistance ( $R_{on}$ ) [ $m\Omega$ ] @  $I_d=1A$ ,  $V_g=25V$ , RT


**Lot-3-W1-#5**




**Lot-4-W1-#5**




**Lot-5-W1-#5**




Damaged during the BV test w/o Flourinert



**Average = 149 mΩ**



**Average = 139 mΩ**



**Average = 150 mΩ**


**Typical : 144 mΩ (Allowable Max : 187 mΩ (30 % more)) → All devices meet specifications**




# Accumulation Channel MOSFET (ACCUFET) (Lot-to-Lot Variation)

Threshold Voltage ( $V_{th}$ ) [V] @  $I_d = 1$  mA,  $V_d = 0.1$  V, RT


**Lot-3-W1-#5**




**Lot-4-W1-#5**



**Lot-5-W1-#5**




Threshold Voltage




**Average = 2.33 V**

Threshold Voltage



**Average = 2.03 V**

Threshold Voltage




**Average = 2.36 V**

**Typical : 2.33 V (Allowable Max : 3.50 V (50 % more)) → All devices meet specifications**


# Accumulation Channel MOSFET (ACCUFET) (Lot-to-Lot Variation)

Cgd [pF] @ Vd=1000 V, RT


Lot-3-W1-#5




Lot-4-W1-#5




Lot-5-W1-#5




□ Damaged during the BV test w/o Flourinert



Average = 10.73 pF



Average = 9.64 pF




Average = 9.51 pF


# Accumulation Channel MOSFET (ACCUFET) (Lot-to-Lot Variation)

Leakage Current ( $I_L$ ) [nA] @  $V_d=1000$  V, RT





**Lot-3-W1-#5**



**Lot-4-W1-#5**



**Lot-5-W1-#5**



**Yield based on allowable maximum leakage current of 100  $\mu$ A**

# Inversion Channel MOSFET (INVFET)

---

- Process Qualification using Three Process at X-Fab
- Device #5: Inversion Channel MOSFET (INVFET) with JFET Implant
  - Active Area = 0.045 cm<sup>2</sup>
- Similar Results like Accumulation Channel devices

**PRESiCE Technology is available for licensing from NCSU for manufacturing products at X-Fab**


# Outline

---

- **SiC Power MOSFET Breakthroughs achieved at NCSU**
  - **PRESiCE: SiC Power Device Manufacturing Technology**
  - **SiC Power MOSFETs: Inversion Channel & Accumulation Channel**
  - **The JBSFET: SiC MOSFET with Integrated Schottky Diode**
  - **Split-Gate (SG) MOSFET: Improved HF-FOM**
  - **Buffered-Gate (BG) MOSFET: Further Improved HF-FOM**
  - **The OCTFET: A New Cell Topology with Superior High Frequency Figures-of-Merit**
  - **The BiDFET: A Monolithic Bi-Directional Field Effect Transistor**


# JBSFET: MOSFET with Integrated JBS Diode

**MOSFET**  
 Cell pitch 11 $\mu\text{m}$   
 Simulated  $R_{\text{on,sp}}=6.8 \text{ m}\Omega\cdot\text{cm}^2$   
 (assuming  $\mu_{\text{ch}}=13 \text{ cm}^2/\text{V}\cdot\text{s}$ )



Drift layer  
 $N_d=8\times 10^{15}\text{cm}^{-3}$   
 $W_d=10\mu\text{m}$

**JBSFET**  
 Cell pitch 16 $\mu\text{m}$   
 $R_{\text{on,sp}}=10 \text{ m}\Omega\cdot\text{cm}^2$   
 (assuming  $\mu_{\text{ch}}=13 \text{ cm}^2/\text{V}\cdot\text{s}$ )







Drift layer  
 $N_d=8\times 10^{15}\text{cm}^{-3}$   
 $W_d=10\mu\text{m}$

W. Sung and B.J. Baliga, "On Developing One-Chip Integration of 1.2 kV SiC MOSFET and JBS Diode (JBSFET)", *IEEE Transactions on Industrial Electronics*, Vol. 64, pp. 8206-8212, 2017.

# JBSFET Area Savings Analysis

- Layout comparison for 1.2 kV, 5.7 A Devices

	Approaches	Active area (cm <sup>2</sup> )	Edge termination And periphery	Total area (cm <sup>2</sup> )
Previous approach		0.0212 (MOSFET) 0.0263 (JBS)	0.0110 (MOSFET) 0.0122 (JBS)	0.0322+ 0.0385 = <b>0.0707</b>
PA approach 1 JBSEFET1		0.0284 (5.72A MOSFET*)	0.0126	<b>0.041</b>
PA approach 2 JBSFET2		0.0281	0.0126	<b>0.0407</b>
PA approach 3 JBSFET3		0.0475	0.016	<b>0.0635</b>

## Assumptions:

- Edge termination design : 10 floating field rings – 3um wide, total spacing is about 20um, which gives about 50um total width for edge termination
- Periphery : Edge termination to C/S implant – 20um, dicing lane 70um per side, C/S to dicing 30um-> total 120um
- \*Comparison with a 5.72A pure MOSFET : 0.0242 active + 0.0117 periphery = 0.036 cm<sup>2</sup>

# JBSFET Area Savings Analysis



**Conclusion: Area Savings of about 40 % can be achieved with the JBSFET Approach**


**Other Benefits: Cuts package count in half.**

**Reduces switching loss by 40% at elevated temperatures.**




# Measured Data - JBSFET I-V

## JBSFET Id-Vd, Active area 4.5mm<sup>2</sup>




Specific on resistance:  
20 mohm-cm<sup>2</sup>  
@ Vg = 25 V



JBSFET V(on) at 5A: 2 V  
MOSFET V(on) at 5A: 4.5 V

# Accumulation Channel JBSFET

- Process Qualification using Three Process Lots at X-Fab
- Device #7: Accumulation Channel JBSFET with JFET Implant
  - Active Area = 0.045 cm<sup>2</sup>



W. Sung and B.J. Baliga, "Monolithically Integrated 4H-SiC MOSFET and JBS Diode (JBSFET) using a Single Ohmic/Schottky Process Scheme", *IEEE Electron Device Letters*, Vol. 37, pp. 1605-1608, 2016.


## Technical Note:

- The  $R_{ds,on}$  values in the Wafer Maps and Statistical Data plots include 35 m $\Omega$  of parasitic probe ( $\sim 1$  m $\Omega$ -cm<sup>2</sup>) and substrate ( $\sim 1$  m $\Omega$ -cm<sup>2</sup>) resistance.
- The  $C_{gd}$  values in Wafer Maps and Statistical data include 0.5 pF of parasitic probe capacitance.


# Accumulation Channel JBSFET (Lot-to-Lot Variation)

On-Resistance ( $R_{on}$ ) [mΩ] @  $I_d=1A$ ,  $V_g=25V$ ,  $R_T$  –  $11 \text{ m}\Omega\text{-cm}^2$


### Lot-3-W3-#7




### Lot-4-W3-#7



### Lot-5-W3-#7




Specific On Resistance ( $V_g=25V$   $I_d=1A$ )




Average = 250 mΩ

Specific On Resistance ( $V_g=25V$   $I_d=1A$ )



Average = 232 mΩ

Specific On Resistance ( $V_g=25V$   $I_d=1A$ )




Average = 268 mΩ

**Typical : 250 mΩ (Allowable Max : 325 mΩ (30 % more)) → All devices meet specifications**


# Accumulation Channel JBSFET (Lot-to-Lot Variation)

Threshold Voltage ( $V_{th}$ ) [V] @  $I_d = 1$  mA,  $V_d = 0.1$  V, RT



Lot-3-W3-#7




Lot-4-W3-#7




Lot-5-W3-#7



Average = 2.43 V



Average = 2.31 V




Average = 2.50 V

Typical : 2.41 V (Allowable Max : 3.62 V (50 % more)) → All devices meet specifications


# Accumulation Channel JBSFET (Lot-to-Lot Variation)

3<sup>rd</sup> Quadrant ( $V_f$ ) [V] @  $I_f = 5A$ , RT



Lot-3-W3-#7




Lot-4-W3-#7




Lot-5-W3-#7



Average = 2.25 V



Average = 2.21 V



Average = 2.33 V

# Accumulation Channel JBSFET (Lot-to-Lot Variation)





Leakage Current ( $I_L$ ) [nA] @  $V_d=1000$  V, RT

Lot-3-W3-#7

Lot-4-W3-#7

Lot-5-W3-#7

JBSFET Technology is Available for licensing from NCSU




Yield based on allowable maximum leakage current of 100  $\mu$ A

# Outline

---

- **SiC Power MOSFET Breakthroughs achieved at NCSU**
  - **PRESiCE: SiC Power Device Manufacturing Technology**
  - **SiC Power MOSFETs: Inversion Channel & Accumulation Channel**
  - **The JBSFET: SiC MOSFET with Integrated Schottky Diode**
  - **Split-Gate (SG) MOSFET: Improved HF-FOM**
  - **Buffered-Gate (BG) MOSFET: Further Improved HF-FOM**
  - **The OCTFET: A New Cell Topology with Superior High Frequency Figures-of-Merit**
  - **The BiDFET: A Monolithic Bi-Directional Field Effect Transistor**

# Split-Gate (SG) SiC Power MOSFET



Conventional


Split-Gate

	MOSFET	SG-MOSFET
X width	NA	0.3 $\mu\text{m}$
JFET region width ( $W_{JFET}$ )	0.7 $\mu\text{m}$	0.9 $\mu\text{m}$
JFET region doping	$3 \times 10^{16} \text{ cm}^{-3}$	
N- Drift thickness	10 $\mu\text{m}$	
N- Drift doping	$8 \times 10^{15} \text{ cm}^{-3}$	


- ❖ The Split-Gate SiC Power MOSFET can be fabricated with the same process as used for the Conventional MOSFET.
- ❖ Gate Design is different during device layout.







# Split-Gate (SG) SiC Power MOSFET



**Optimum X is 0.3  $\mu\text{m}$  based on alignment tolerances**



# Split-Gate (SG) SiC Power MOSFET: Experimental Results



# Split-Gate (SG) SiC Power MOSFET: Experimental Results

TABLE I  
SUMMARY OF EXPERIMENTAL RESULTS  
FOR CONVENTIONAL MOSFET AND SG-MOSFET

	MOSFET	SG-MOSFET
Breakdown voltage [V]	1634	1620
Threshold voltage [V]	2.00	
$R_{on,sp}$ [m $\Omega$ -cm <sup>2</sup> ]	6.35	
$C_{gd,sp}$ [pF/cm <sup>2</sup> ] (@ $V_d=0V$ )		20
$C_{gd,sp}$ [pF/cm <sup>2</sup> ] (@ $V_d=1kV$ )		82
$Q_{gd,sp}$ [nC/cm <sup>2</sup> ]		149
FOM $\langle R \times C \rangle$ (@ $V_d=0V$ )	100890	16520
FOM $\langle R \times C \rangle$ (@ $V_d=1kV$ )	766	589
$Q_{gd,sp} / C_{gd,sp}$ [nC/pF]	2230	938

Technology is Available for licensing from NCSU

1.3x Improvement  
2.4x Improvement


K. Han, B.J. Baliga, and W. Sung, "Split-Gate 1.2 kV 4H-SiC MOSFET: Analysis and Experimental Validation", *IEEE Electron Device Letters*, Vol. 38, pp. 1437-1440, October 2017.

# Outline

---

- **SiC Power MOSFET Breakthroughs achieved at NCSU**
  - **PRESiCE: SiC Power Device Manufacturing Technology**
  - **SiC Power MOSFETs: Inversion Channel & Accumulation Channel**
  - **The JBSFET: SiC MOSFET with Integrated Schottky Diode**
  - **Split-Gate (SG) MOSFET: Improved HF-FOM**
  - **Buffered-Gate (BG) MOSFET: Further Improved HF-FOM**
  - **The OCTFET: A New Cell Topology with Superior High Frequency Figures-of-Merit**
  - **The BiDFET: A Monolithic Bi-Directional Field Effect Transistor**

# Buffered-Gate (BG) SiC Power MOSFET



Conventional



Split-Gate

Buffered-Gate

	MOSFET	SG-MOS	BG-MOS
$W_{JFET}$	0.7 $\mu\text{m}$		
JFET doping	$3 \times 10^{16} \text{ cm}^{-3}$		
$t_{N\text{-Drift}}$	10 $\mu\text{m}$		
N-Drift doping	$8 \times 10^{15} \text{ cm}^{-3}$		




- ❖ The Buffered-Gate SiC Power MOSFET can be fabricated with one additional (N+ JFET) Step compared with the Conventional MOSFET.
- ❖ Gate Design is different during device layout.

# Buffered-Gate (BG) SiC Power MOSFET




- Optimization of N+ JFET Doping Concentration  
 $3 \times 10^{17} \text{ cm}^{-3}$  is Optimum to:
  - Reduce Specific On-Resistance
  - Maintain Low Gate Oxide Electric Field

# Buffered-Gate (BG) SiC Power MOSFET







$X_2$  is P+ Shielding Region Extension beyond Gate Edge



Optimum  $X_2$  is  $0.3 \mu\text{m}$  based on alignment tolerances

# Buffered-Gate (BG) SiC Power MOSFET: Experimental Results





# Buffered-Gate (BG) SiC Power MOSFET: Experimental Results

TABLE I  
SUMMARY OF EXPERIMENTAL RESULTS  
FOR C-MOSFET, SG-MOSFET, AND BG-MOSFETS

	C-MOSFET	SG-MOSFET	BG-MOSFET_L	BG-MOSFET
Cell pitch [ $\mu\text{m}$ ]	5.6	5.6	7.0	
BV [V]	1689	1688	1688	
$V_{th}$ [V]	1.84	1.80	1.80	1.84
$R_{on,sp}$ [ $\text{m}\Omega\text{-cm}^2$ ]	5.78	5.78	5.78	8.39
$C_{gd,sp}$ [ $\text{pF/cm}^2$ ]	121	121	121	23
$Q_{gd,sp}$ [ $\text{nC/cm}^2$ ]	23	23	56	60
FOM $\langle R_{on} \times C_{gd} \rangle$ [ $\text{m}\Omega\text{-pF}$ ]	700	406	229	194
FOM $\langle R_{on} \times Q_{gd} \rangle$ [ $\text{m}\Omega\text{-nC}$ ]	130	1287	596	503

**Technology is Available for licensing from NCSU**

**3.6x Improvement**

**4.0x Improvement**



K. Han, B.J. Baliga, and W. Sung, "A Novel 1.2 kV 4H-SiC Buffered-Gate (BG) MOSFET: Analysis and Experimental Validation", *IEEE Electron Device Letters*, Vol. 39, pp. 248-251, February 2018.

# Outline

---




- **SiC Power MOSFET Breakthroughs achieved at NCSU**
  - **PRESiCE: SiC Power Device Manufacturing Technology**
  - **SiC Power MOSFETs: Inversion Channel & Accumulation Channel**
  - **The JBSFET: SiC MOSFET with Integrated Schottky Diode**
  - **Split-Gate (SG) MOSFET: Improved HF-FOM**
  - **Buffered-Gate (BG) MOSFET: Further Improved HF-FOM**
  - **The OCTFET: A New Cell Topology with Superior High Frequency Figures-of-Merit**
  - **The BiDFET: A Monolithic Bi-Directional Field Effect Transistor**

# SiC Power MOSFET: New OCTFET Cell Topology







- ❖ The New Octagonal Cell Topology for the SiC Power MOSFET (OCTFET) can be fabricated with the same process as the Conventional MOSFET.
- ❖ Gate Design is different during device layout.

# SiC Power MOSFET: New OCTFET Cell Topology



# 1.2kV SiC Power OCTFET: Experimental Results

Measured Performance of Devices fabricated at X-Fab Foundry




# SiC Power MOSFET: New OCTFET Cell Topology

TABLE I  
SUMMARY OF EXPERIMENTAL RESULTS  
FOR THE OCTFETS AND THE CONVENTIONAL LINEAR MOSFET

	linear_J0.7	O_J0.9	O_J1.1	O_J1.3	O_J1.5	O_J1.1_C
CH. density [ $\mu\text{m}^{-1}$ ]	0.357	0.258	0.259	0.258	0.256	0.377
JFET density	0.250	0.075	0.098	0.121	0.144	0.143
BV [V]	1628	1639	1605	1630	1607	1605
$V_{th}$ [V]	1.96	2.04	2.02	2.06	2.10	2.05
* $R_{on,sp}$ [ $\text{m}\Omega\text{-cm}^2$ ]	5.61	25.52	12.82	9.72	10.55	10.55
$C_{gd,sp}$ [ $\text{pF}/\text{cm}^2$ ]	106	21	28	28	28	54
$Q_{gd,sp}$ [ $\text{nC}/\text{cm}^2$ ]	311	67	73	73	73	144
FOM ( $R_{on} \times C_{gd}$ ) [ $\text{m}\Omega\text{-pF}$ ]	595	1555	1953	288	288	288
FOM ( $R_{on} \times Q_{gd}$ ) [ $\text{m}\Omega\text{-nC}$ ]	1555	1555	1953	1220	1220	1220

Technology is Available for licensing from NCSU



2.1x Improvement  
1.4x Improvement

\* includes  $R_{sub}$  ( $\sim 0.7 \text{ m}\Omega\text{-cm}^2$ )

K. Han and B.J. Baliga, "The 1.2 kV 4H-SiC OCTFET: A New Cell Topology with Improved High-Frequency Figures-of-Merit", *IEEE Electron Device Letters*, Vol. 40, pp. 299-302, February 2019.

# Outline

---

- **SiC Power MOSFET Breakthroughs achieved at NCSU**
  - PRESiCE: SiC Power Device Manufacturing Technology
  - SiC Power MOSFETs: Inversion Channel & Accumulation Channel
  - The JBSFET: SiC MOSFET with Integrated Schottky Diode
  - Split-Gate (SG) MOSFET: Improved HF-FOM
  - Buffered-Gate (BG) MOSFET: Further Improved HF-FOM
  - The OCTFET: A New Cell Topology with Superior High Frequency Figures-of-Merit
  - The BiDFET: A Monolithic Bi-Directional Field Effect Transistor

# BiDFET: Monolithic Bi-Directional FET

Cycloconverters or matrix converters require power devices with bi-directional voltage blocking and current conduction capability.




Fig. 1. Simplified circuit of a  $3 \times 3$  matrix converter.


- A Matrix Converter creates a variable output voltage with unrestricted frequency using an array of fully-controlled four-quadrant bidirectional switches as the main power elements.
- It does not need any large energy storage elements and DC-link circuit.
- “Unfortunately, there were no such devices available.”
- “Consequently, multiple discrete devices had to be used to construct suitable switch cells.”

P.W. Wheeler, J. Rodriguez, J.C. Clare, L. Empringham, and A. Weinstein, “Matrix Converters: A Technology Review”, *IEEE Trans. Industrial Electronics*, vol. 49, no. 2, pp. 276–288, April 2002.



# Proposed SiC Bi-Directional FET – BiDFET


## New Monolithic 4-Terminal BiDFET Device




SiC Power JBSFET - 1

SiC Power JBSFET - 2

SiC Power JBSFET  
Structure:  
 Power MOSFET  
 with Integrated  
 Schottky (JBS)  
 Anti-Parallel Diode



# BiDFET: Experimental Results




**SiC Power JBSFET - 1**

**SiC Power JBSFET - 2**

## Operation in First Quadrant

- T1 is Reference Electrode for BiDFET
- Positive bias on Electrode T2
- **JBSFET-1 Blocks Voltage if  $V(G1-T1) = 0$**
- **Blocking Voltage = 1650 V**
- **Low leakage current in spite of Schottky Contact**


W. Sung and B.J. Baliga, "Monolithically Integrated 4H-SiC MOSFET and JBS Diode (JBSFET) using a Single Ohmic/Schottky Process Scheme" IEEE Electron Device Letters, Vol. 37, No. 7, pp. 1605-1608, Oct. 2016



**Similar Characteristics in Third Quadrant**

# BiDFET: Experimental Results

## New BiDFET Device




SiC Power JBSFET - 1

SiC Power JBSFET - 2

### Operation in First Quadrant


- T1 is Reference Electrode for BiDFET
- Positive bias on Electrode T2
- Gate Bias for JBSFET-2:  $V(G2-T2) = 25\text{ V}$
- Current flows through channel within JBSFET-2
- Gate Bias for JBSFET-1 Varied (5 V steps to 25 V)
- On-state Resistance =  $0.5\ \Omega$  – Can be reduced with larger active area.
- Current Saturation with good Safe-Operating-Area



Similar Characteristics in Third Quadrant

# BiDFET: Experimental Results

## New BiDFET Device




SiC Power JBSFET - 1

SiC Power JBSFET - 2







### Operation in First Quadrant

- T1 is Reference Electrode for BiDFET
- Positive bias on Electrode T2
- Gate Bias for JBSFET-2:  $V(G2-T2) = 0$  V
- Current flows through JBS Diode within JBSFET-2
- Gate Bias for JBSFET-1 Varied (2 V steps to 26 V)
- Knee is observed at 1.5 V in output characteristics.
- Current Saturation with good Safe-Operating-Area



Similar Characteristics in Third Quadrant

# BiDFET: Comparison with Prior Art

AC Switch Option		Number of Devices & Packages per Leg	On-State Voltage Drop	
	Si Devices	Case (a)	5	5.0 V
	Si Devices	Case (b)	4	3.5 V
	Si Devices	Case (c)	2	2.5 V
	SiC Devices	Case (d)	4	1.75 V
	SiC Devices	Case (e)	4	1.75 V
	SiC BiDFET		1	0.5 V


➤ **Assumptions:**

- Si Diode On-State Voltage Drop = 1.5 V
- Si Asymmetric IGBT On-State Voltage Drop = 2.0 V
- Si Symmetric (RB) IGBT On-State Voltage Drop = 2.5 V
- SiC Diode On-State Voltage Drop = 1.5 V
- SiC MOSFET On-State Voltage Drop = 0.25 V

# BiDFET: Monolithic Bi-Directional FET

- A Novel Monolithic 4-Terminal Bi-Directional Field Effect Transistor (BiDFET) based up on SiC Technology has been proposed and demonstrated for application to Matrix Converters.
- The key attributes of the device are:
  - High blocking voltage in first and third quadrants
  - Current conduction in first and third quadrants with low on-resistance
  - Current saturation with gate bias control in first and third quadrants
  - Fast switching capability of SiC power MOSFETs
  - Large SOA with ruggedness of SiC power MOSFETs
- Advantages when compared with previous approaches:
  - Single device
  - Only one package
  - Low on-state resistance and voltage drop
  - Can be Manufactured in a standard SiC foundry

Technology is Available for licensing from NCSU



The authors wish to acknowledge the support of the PowerAmerica Institute.  
This work was supported by the Department of Energy Advanced Manufacturing Office under  
Cooperative Agreement #D0006521.

B.J. Baliga and K. Han, "Monolithic SiC Bi-Directional Field Effect Transistor (BiDFET): Concept, Implementation, and Electrical Characteristics", *GOMACTech 2018*, Paper 3.2, pp. 32-35, March 13, 2018.

# Conclusion

---

- **SiC Power MOSFET Breakthroughs achieved at NCSU**
  - **PRESiCE: SiC Power Device Manufacturing Technology**
  - **SiC Power MOSFETs: Inversion Channel & Accumulation Channel**
  - **The JBSFET: SiC MOSFET with Integrated Schottky Diode**
  - **Split-Gate (SG) MOSFET: Improved HF-FOM**
  - **Buffered-Gate (BG) MOSFET: Further Improved HF-FOM**
  - **The OCTFET: A New Cell Topology with Superior High Frequency Figures-of-Merit**
  - **The BiDFET: A Monolithic Bi-Directional Field Effect Transistor**