



FREEDM

SYSTEMS CENTER




SiC JFETs for Circuit Protection






Key properties

- Low R_{dsA} for a given BV for unipolar devices, due to 10X higher E_{CRIT}
- High peak operating temperatures
- 3X Higher thermal conductivity than Si
- Ability to handle 4X energy to failure than Si per unit area




- Normally-on SiC JFETs offer lowest R_{dsA}
- IGBTs – great at high currents, but knee voltage leads to unwanted losses in most operating conditions
- Normally-off FET created using stack cascode, Si MOSFET on SiC JFET
 - Si MOSFET adds R_{ds} , but operates at a positive V_{gs}
 - Excellent reverse conduction characteristic, similar to Si diode
 - No gate oxide degradation issues
- Normally-on JFET V_{th} is insensitive to temperature – more thermally stable

Excellent Output Characteristic





No knee voltage

Low Leakage Current




8m Ω , 1200V Gen3 FET
using stack cascode die





Unit: mm




xJ SiC Series | 1.8mΩ - 1200V SiC Cascode | UF3SC120002SNS

Datasheet

Description

United Silicon Carbide's cascode products co-package its high-performance F3 SiC fast JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This device is ideally suited for circuit breaker, solid state switch and synchronous rectification applications, using a standard gate drive, and providing very high current capability in the familiar SOT227 footprint. The baseplateless construction with advanced internal packaging provides very low thermal impedance.



Part Number	Package	Marking
UF3SC120002SNS	SOT-227	UF3SC120002SNS



Features

- Typical on-resistance $R_{DS(on,typ)}$ of 1.8mΩ
- Standard 12V gate drive
- Maximum operating temperature of 175°C
- Excellent Reverse Recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- SOT227 package for high current handling

Typical Applications

- EV charging
- Synchronous rectifiers
- Solid state circuit breakers
- Solid state load switch
- Motor drives
- Induction heating

- *AlN for improved R_{thJC}*
- *Ag sinter interfaces*
- *Au plated bottom*
- *Package can be sintered to heat sink*



- *For very low voltages and bidirectional circuit breakers, this lateral structure eliminates substrate resistance*
- *With state-of-the-art packaging, 1mΩ, 100V 3x6mm² chips can be paralleled to form high current breakers with resistances < 0.1mΩ*

UnitedSiC G2 Normally-on JFET




Figure 6 Typical transfer characteristics at $V_{DS} = 5\text{V}$

Unlike SiC or Si MOSFETs, JFETs can be held stably in active mode, since the V_{GS} needed to sustain a given current increases with temperature, even down to relatively low currents

Typical SiC MOSFET




Figure 7. Transfer Characteristic for Various Junction Temperatures






Figure 2 Representation of 5x5 mm power MOS temperature distribution (°C) in [1] clearly showing hot spot phenomenon






Figure 5 $\alpha_T(i_D)$ versus drain current for various device types



- *R_{dsA} tradeoff for trench SiC JFETs (UJC1206K)*
- *Peak saturation current can be decreased with little R_{dson} penalty*






Figure 1: Cell structure of SiC trench JFET.



Surge waveform WF5A

V_{peak} (open circuit voltage) = 1500V

Source impedance = 1 Ω







Figure 2 Example Surge Waveform (WF5A)

Layer (From top to bottom)	Thickness μm	Thermal Conductivity $\text{W}/(\text{K cm})$	Heat Capacity $\text{J}/(\text{K cm}^3)$
SiO2 (Pkg mold)	200	0.014	1.67
Aluminum	5	2.38	2.33
SiC	371.5	4.55	1.63
Solder	25	0.36	1.57
Copper (baseplate)	200	3.85	3.42





↑
Thermal Contact





Design	R_{on} (Ω)	I_{sat} @85°C (A) @10V @1.5kV	T_{max} ($^\circ\text{C}$)	I_{max} (A)	I^2t (A^2s)	
Case B	0.58	2.5	12.3	525	0.0063	8um pitch
Case C		3.2	11.5	495	0.0060	12um pitch
Case D	0.45	5.2	15.6	563	0.0090	
Case E	0.39	7.4	19.9	625	0.0124	


Recommended Design








Avoid DIBL type effects for better saturation



Common-drain JFETs – bidirectional inrush current limiting

D1,D2 – TVS diodes. Use Si at low voltages, SiC at high voltage



A MOV may be used across the SD if the line inductance energy becomes too high.




Fig. 1. A unidirectional self-powered SSCB using a normally-on SiC JFET as the main static switch and a fast-starting isolated DC/DC converter as the protection driver.




Fig. 2. A detailed circuit schematic of the SSCB with a combined forward-flyback DC/DC converter design.

Courtesy of the Illinois Institute of Technology



(a)



(b)

Fig. 9. Short circuit switching waveforms of SSCB with a combined forward-flyback protection driver with (a) 1 Ω , and (b) 2 Ω short circuit loop resistance. Time scale: 1 μ s/division. BLUE is the JFET drain current i_{DS} waveform (100A/division). YELLOW is the JFET drain-source voltage v_{DS} waveform (200V/division). RED is the SiC JFET gate voltage v_{G5_FET} waveform (10V/division). The response time is about 0.8 μ s and 1 μ s for (a) and (b) respectively.







Fig. 7. Measured V_{DS} switching waveforms of Q1 (blue) and Q2 (green) during a short circuit fault. Time scale: 2 μ s/division.


Courtesy of the Illinois Institute of Technology


- Voltages automatically balanced
- Current controlled at any operating voltage
 - Soft start
 - Capacitor precharge
 - Fault ride-through current limiter
- High voltage capability with fast turn-off feature





- Even if not operating at high voltage...
 - Multiple JFETs dissipating power
 - One current controller
 - Lower cost than paralleling

- AC current controlled with alternating voltage applied
 - Clean AC motor start
 - Fault ride-through current limiter
- Bidirectional blocking, fast turn-off feature
- JFETs in reverse conduction are biased fully on because JFET is on when $v_{GS} - v_{DS} > V_{GS(th)}$. When v_{DS} is negative, JFET turns on more with increasing magnitude of its v_{DS} (caused for example by increased current through it), thus creating a positive reinforcement of turning on.







*15KV, 40A built with
discrete 45m, 1200v JFETs
NCSU*



*100A, 6.5KV SCPM
proposed by NCSU*








- *200A, 6500V half-bridge*
- *Solid state transformers, MV-XFC fast chargers, wind, traction, HVDC*
- *Uses a 5.7m, 1700V SiC JFET*
- *Can be utilized for HV DC breakers*





1A, 40KV Demo



Anup Bhalla
V.P. Engineering
abhalla@unitedsic.com

Table I: Physical characteristics of Si and main wide bandgap semiconductors [1-3].

Property	Si	GaAs	6H-SiC	4H-SiC	GaN	Diamond
Bandgap, E_g (eV)	1.12	1.43	3.03	3.26	3.45	5.45
Dielectric constant, ϵ_r^1	11.9	13.1	9.66	10.1	9	5.5
Electric Breakdown Field, E_c (kV/cm)	300	400	2500	2200	2000	10000
Electron Mobility, μ_n ($\text{cm}^2/\text{V}\cdot\text{s}$)	1500	8500	500 80	1000	1250	2200
Hole Mobility, μ_p ($\text{cm}^2/\text{V}\cdot\text{s}$)	600	400	101	115	850	850
Thermal Conductivity, λ (W/cm·K)	1.5	0.46	4.9	4.9	1.3	22
Saturated Electron Drift Velocity, v_{sat} ($\times 10^7$ cm/s)	1	1	2	2	2.2	2.7

¹ $\epsilon = \epsilon_r \cdot \epsilon_0$ where $\epsilon_0 = 8.85 \times 10^{-12}$ F/m