FREEDM SYSTEM CENTER Annual Research Symposium April 10-12, 2019 Duke Energy Hall, Hunt Library

Trends in Power Electronics Packaging Prof Douglas C. Hopkins, Ph.D.



Director – PREES Laboratory FREEDM System Center North Carolina State Univ. 1791 Varsity Dr., Suite 100 Raleigh, NC 27606-7571 919-513-5929 DCHopkins@NCSU.Edu www.prees.org





New Resource for ERCD Ckt Topology Research

Epoxy Resin Composite Dielectrics (ERCD)

ERCD "substrate-less" approaches identified for high voltage (5kV/120µm), high temperature (≤300°C) and high thermal impedance (10W/mK)







Today, *power electronics* has strong growth across a *board range* of power levels. This particularly applies to increases that improve lives versus enhancing entertainment.

However, increasing density and reducing cost still are the primary goals for all designs, and brings focus on Functional Integration at the Systems Level.





Problem?... much smaller WBG devices

The challenge in thermal management will broaden to address essentially point-source heat generation due to higher power capabilities with shrinking die size ...compared to Si die.





Shrinking power die challenge



[1] "New Unipolar Switching Power Device Figures of Merit," Alex Q. Huang, IEEE Electron Device Letters, Vol. 25, No. 5, May 2004





Shrinking Die Size (so to speak)

						Losse	s Die	size
	COMPARIS HMI	ON OF VARI FOM, HCAFO	TA OUS SEMICON OM, AND HTF	BLE I ductor Materi OM (Normalizi	IALS BASED ON ED AGAINST SIL	THE NEW	/ ,	R _{th,di}
Semiconductor Materials	Electron mobility µ (cm²/V-s)	Relative dielectric constant E	Critical field <i>E</i> _r (kV/cm)	Thermal conductivity σ _{sh} (W/m-K)	нмгом- Е _с √µ	нслғом∝ εЕ ² _C √µ	$\frac{\sigma_{a}}{\varepsilon E_{c}}$	 The SiC perf size the increase Small
GaAs	8,500	13.1	400	55	3.3	4.9	0.3	pref
GaN	900	9	3,000	110	8.0	61.7	0.1) and
Ge	3,900	16	100	58	8.6	0.3	1.0	псч
Si	1,400	11.7	300	130	1	1.0	1.0	E _c : cri
GaP	250	11.1	1,000	110	1.4	4.5	0.3	ε: diele
SiC(6H,a)	330	9.66	2,400	700	3.9	25.7	0.8	σ: thei
SiC(4H,a)	700	9.7	3,180	700	7.5	65.9	0.6	New Un
Diamond	2200	5.7	5,700	2000	23.8	220.5	1.7	Device F Huang, I

• The FOM for GaN & SiC show substantial performance as die size can shrink, OR the power rating increases.

 Small die are preferred for higher and higher frequencies.

*E*_c: critical field μ: mobility ε: dielectric constant σ: thermal conductivity

"New Unipolar Switching Power Device Figures of Merit," Alex Q. Huang, IEEE Electron Device Letters, Vol. 25, No. 5, May 2004.





High Frequency Potential (e.g. Unipolar - MOSFET)



Graph excerpt w/ permission, A. Q. Huang, "Wide Bandgap Power Devices: Die Size Shrinking and Its Impact on Power Delivery Architecture," PSMA Webinar, Feb25, 2016

Comparison is based on hard switched converters with fixed f, I, and V. ZVS for high voltage provides other advantages for SiC.







A great emphasis to develop "Medium Voltage" power electronic systems is underway for large and small systems, e.g. portable x-ray equipment to large autonomous trucks.





The 'Ground-Baseplate' Problem in Packaging It's all about vertically conducting devices

Ground Coupling

Review of mid-point voltage...

However, there is a major current path when SW-Top turns on. What is the problem?

$$i = C \left(\frac{dV}{dt} \right)$$

Source





DCHopkins@NCSU.edu www.PREES.org ©2019 DOUGLAS C HOPKINS

Drain/



SiC MOSFET Chip Dimensions (used later also)



Mechanical Parameters

CPMF-1200-S080B

Parameter	Тур	Unit
Die Dimensions (L x W)	4.08 x 4.08	mm
Exposed Source Pad Metal Dimensions	0.98 x 2.09 (x 2)	mm
Gate Pad Dimensions	0.84 x 0.60	mm
Chip Thickness	365 ± 40	μm
Frontside (Source) metallization (Al)	4	μm
Frontside (Gate) metallization (Al)	4	μm
Backside (Drain) metallization (Ni/Ag)	0.8 / 0.6	μm







Ground Coupling (continued)

What current flows into 'ground' from the transistor drain?

Given:

FET: Minimum drain area of semiconductor and solder is 4.5mm X 4.5mm = 20.25mm²

- + bonding pad 2.5 X 2.5mm = 6.25mm²
- + circuit trace is 5mm X 10mm = 50mm²

Substrate:

 Al_2O_3 (with $\varepsilon_r = 9.4$) at 635µm thick

Find switching current: Area, A = 20.25+6.25+50 = 76.5 mm² Distance: d = 0.635 mm Capacitance, $C = \varepsilon_r \varepsilon_o A / d = 10 pF$ i = C (dV/dt) = 10 pF (425/20ns) $\underline{i = 0.21 A}$





Multi-die Modules

Add diode and space: X2.2, Multiply by die in parallel: X8, (Add terminal footprint) Then, $i_{\tau} = 0.21 \times 2.2 \times 9 = 4.2 \text{A} @ 20 \text{ns}$ (For one side)

Standard packages add even more





Courtesy: MS Kennedy 1200V/1200A

Low Inductance Power Module with Blade Connector, Ljubisa D. Stevanovic, Richard A. Beaupre, Eladio C. Delgado, and Arun V. Gowda





High Voltage Capacitive Current

Switching >10kV can occur at 125kV/µs¹

For a generalized SiC die of 1cm X 1cm Use a 40mil (1.02mm) thick AIN ceramic $\varepsilon_r = 8.6$, $\varepsilon_o = 8.85 \times 10^{-12} F/m$ The Capacitance, $C = \varepsilon_r \varepsilon_o A / d$ $A = 10^{-4} m^2$, $d = 10^{-3}m$ $\therefore C = 7.6 pF$, "per sq. cm"



Find switching current at 10kV & 125 kV/ μ s: $i = C (dV/dt) = 7.6 pF (125kV/<math>\mu$ s) $\underline{i = 0.95 A}$ "per sq. cm" For multiple dies and diodes use X19.8 $Or \underline{i = 18.8A}$

[1] "Medium Voltage Power Switch Based on SiC JFETs Xueqing Li, Shirley Zhang, Peter Alexandrov, and Anup Bhalla ," IEEE-APEC 2015, Long Beach CA, Mar 21-25, 2016





Thermal performance of metal clad ceramics

Rth [°C/W] for 5mmX5mm SiC on 12/25/12 DBC

		Length	Thickness
Part	Width (mm)	(mm)	(mm)
Device	5	5	0.36
Solder	5.1	5.1	0.05
Metal	5.7	5.7	0.3
Ceramic	6.97	6.97	0.635
Metal	7.57	7.57	0.3
Solder	7.67	7.67	0.05
AISiC	13.67	13.67	3

Value
100
293°K
Fine







3D Prismatic Packaging – True 3D

Dissertation work of Dr. Haotao Ke, September 2017

"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules"





State of Art Works

Planar 2D power packaging technology

- Flex circuit structure
 - POL package, SKiN package, etc.
- Embedded structure
 - AT&S GaNPX, PCB embedded, etc.
- Sandwiched structure
 - Planar Bond All package, etc.



ABB Stacked DBC [1]





Power Overlay package [4]



SKiN module [5]



PCB embedded module[6]



GaNPX package[7]

"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





State of Art Works

- 3D power packaging technology
 - Device level
 - Quilt dies, stacked / vertical dies
 - Module level
 - 3D CSP, Power chip on chip, 3D power circuit .



Quilt packaging[9]



Power chip on chip[11]



Vertical connected device[14]

"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017



DCHopkins@NCSU.edu www.PREES.org ©2019 DOUGLAS C HOPKINS





3D CSP module[12]



3D Power module[10]

Stacked device[13]

3-D Prismatic Package

Objective

- Investigation of power module topologies in >2D
- 3-D Prismatic package should have:
 - Low parasitic inductance
 - Good thermal performance
 - High power density
 - Capability to handle thermal stress brought by high temperature operation, if properly designed





"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





References

- [1] S. Kicin et al., "A new concept of a high-current power module allowing paralleling of many SiC devices assembled exploiting conventional packaging technologies," 2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Prague, 2016, pp. 467-470.
- [2] K. Gould, S. Q. Cai, C. Neft and A. Bhunia, "Liquid Jet Impingement Cooling of a Silicon Carbide Power Conversion Module for Vehicle Applications," in IEEE Transactions on Power Electronics, vol. 30, no. 6, pp. 2975-2984, June 2015.
- [3] Z. Cole, B. McGee, J. Stabach, C. B. O'Neal, and B. Passmore (2015) A High Temperature, High Power Density Package for SiC and GaN Power Devices. Additional Conferences (Device Packaging, HiTEC, HiTEN, & CICMT): July 2015, Vol. 2015, No. HiTEN, pp. 000208-000213.
- [4] R. Fisher, R. Fillion, J. Burgess and W. Hennessy, "High frequency, low cost, power packaging using thin film power overlay technology," Applied Power Electronics Conference and Exposition, 1995. APEC '95. Conference Proceedings 1995., Tenth Annual, Dallas, TX, 1995, pp. 12-17 vol.1
- [5] T. Stockmeier, P. Beckedahl, C. Göbl and T. Malzer, "SKiN: Double side sintering technology for new packages," 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs, San Diego, CA, 2011, pp. 324-327.
- [6] C. Neeb, J. Teichrib, R. W. De Doncker, L. Boettcher and A. Ostmann, "A 50 kW IGBT power module for automotive applications with extremely low DC-link inductance," 2014 16th European Conference on Power Electronics and Applications, Lappeenranta, 2014, pp. 1-10.
- [7] "3D Embedded Substrate Technologies Increase Density and Performance of Power Supplies", Internet: https://www.slideshare.net/DesignWorldOnline/3d-embedded-substrate-technologies-increase-density-and-performance-of-power-supplies, [July 10, 2017].
- [8] Z. Liang, "Integrated double sided cooling packaging of planar SiC power modules," 2015 IEEE Energy Conversion Congress and Exposition (ECCE), Montreal, QC, 2015, pp. 4907-4912.
- [9] Q. Zheng, D. Kopp, M. A. Khan, P. Fay, A. M. Kriman and G. H. Bernstein, "Investigation of Quilt Packaging Interchip Interconnect With Solder Paste," in IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 4, no. 3, pp. 400-407, March 2014.
- [10] D. C. Hopkins, R. Revis, "Development of a Three Dimensional Power Circuit Package for Aircraft Applications," 1994 ISHM Int'l Symp. on Microelectronics, Boston, MA, pp. 124–128, November 15–17, 1994.
- [11] E. Vagnon, P. O. Jeannin, J. C. Crebier and Y. Avenas, "A Bus-Bar-Like Power Module Based on Three-Dimensional Power-Chip-on-Chip Hybrid Integration," in IEEE Transactions on Industry Applications, vol. 46, no. 5, pp. 2046-2055, Sept.-Oct. 2010.
- [12] P. Clot, J. F. Zeberli, J. M. Chenuz, F. Ferrando and D. Styblo, "Flip-chip on flex for 3D packaging," Twenty Fourth IEEE/CPMT International Electronics Manufacturing Technology Symposium (Cat. No.99CH36330), Austin, TX, 1999, pp. 36-41.
- [13] W. Zhang et al., "A New Package of High-Voltage Cascode Gallium Nitride Device for Megahertz Operation," in IEEE Transactions on Power Electronics, vol. 31, no. 2, pp. 1344-1353, Feb. 2016.
- [14] B. Letowski et al., "Towards vertical power device 3D packaging on 8-inch wafer," 2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Prague, 2016, pp. 135-138.
- [15] J. B. Jacobsen and D. C. Hopkins, "Optimally Selecting Packaging Technologies and Circuit Partitions based on Cost and Performance," Applied Power Electronics Conference, New Orleans, LA, February 6-10, 2000. Plenary Session Paper





Low inductance is desired for WBG module

- Minimize voltage overshoot
- Reduce switching loss



"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





Options to lower inductance in 2D

- Minimize each element (L1 ~ L4)
- Bring in mutual inductance (M14 & M23) •

$$L = \begin{bmatrix} L_{1} & -M_{14} \\ L_{2} & -M_{23} \\ -M_{32} & L_{3} \\ -M_{41} & L_{4} \end{bmatrix} \Delta V = L_{s} \frac{di}{dt}$$

$$\begin{bmatrix} v_{1} \\ v_{2} \\ v_{3} \\ v_{4} \end{bmatrix} = \begin{bmatrix} L_{1} & -M_{14} \\ L_{2} & -M_{23} \\ -M_{32} & L_{3} \\ -M_{41} & L_{4} \end{bmatrix} \begin{bmatrix} \frac{di}{dt} \\ \frac{di}{dt} \\ \frac{di}{dt} \\ \frac{di}{dt} \\ \frac{di}{dt} \\ \frac{di}{dt} \end{bmatrix} = \begin{bmatrix} (L_{1} - M_{14}) \frac{di}{dt} \\ (L_{2} - M_{23}) \frac{di}{dt} \\ (L_{3} - M_{32}) \frac{di}{dt} \\ (L_{4} - M_{41}) \frac{di}{dt} \end{bmatrix}$$

$$\Delta V = v_{1} + v_{2} + v_{3} + v_{4}$$

$$= (L_{1} - M_{14}) \frac{di}{dt} + (L_{2} - M_{23}) \frac{di}{dt} + (L_{3} - M_{32}) \frac{di}{dt} + (L_{4} - M_{41}) \frac{di}{dt}$$

 $M = \frac{\mu_0}{2\pi} l [\log \frac{2l}{d} - 1 + \frac{l}{d}]$







"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017

ł







"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





Simulation verification (Ansoft Q3D)

- Cu trace cross section: 12mil (0.3mm) by 15 mm
- Current return point: 60 mm
- Spacing: 10mm lateral & 2mm vertical
- Extract inductance between Positive (P) and Negative (N) terminals at 1MHz







28.3 nH



POWEREX CM150DX-24A

"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





HB Module Fabrication



"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





True-3D Module (Phase leg)



"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





Simulated v. Measured Inductance for HB Module

ANSYS Q3D impedance extractor

- AC RL simulation @ 100MHz
- Module inductance between Positive (P) and Output (O) is 9nH

Impedance test with vector network analyzer

- Test with a 3mm wire (1nH) 7 nH
- Test with module 12 nH
- Module inductance between Positive (P) and Output (O) is ~6nH







Source1

"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





Half Bridge Module

3D prismatic structure vs Planar Bond All structure

- Similar electrical performance (resistance / inductance / symmetric current path)
- Competitive thermal performance
- Potentially better mechanical performance
- Much smaller footprint







"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





True-3D Mounting and Electrical Testing



"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





Thermal Simulation of HB Module

Simulation for half bridge module

- Heatsink simulation (COMSOL)
 - Material: 85Cu15Zn (UNS 23000 red brass)
 - Heat source: 15W per chip
 - Ambient: 25°C air at 7m/s
 - Dimension: 1.5 x 1.5 x 7.5 mm pins with 1.5 spacing.
- Simulation result
 - Max temperature for 3D heatsink: 100 °C
 - Max temperature for planar heatsink: 196 °C with 10 °C difference between two chips



"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





Thermal Test of HB Module

Test of half bridge module

- Thermal test set up:
 - 20A through L-SBD
 - Measurement points:
 - Tj Thermistor
 - Theatsink Thermal couple / IR
 - Tambient Air flow sensor

• Test result:
$$R_{\theta} = \frac{T_j - T_a}{P_{loss}} = \frac{90 - 46}{20 \times 1.3} =$$





"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





Mechanical Simulation of HB Module Ctr Post

Simulation for half bridge module

- Inner post simulation (COMSOL)
 - Material: 85Cu15Zn (UNS 23000 red brass)
 - Heat source: 200°C at chip contact
 - Ambient: 100°C at bottom
 - Constrains: Prescribed displacement
- Simulation result
 - Max von Mises stress: 3 x 108 N/m2
 - Yield strength of red brass 69-434 Mpa (depending on post process)

Properties (UNS23000)	Metric	Imperial	
Tensile strength	269-724 MPa	39-105 ksi	
Yield strength	69-434 MPa	10-70 ksi	
Elongation	55%	55%	
Poisson's ratio	0.34	0.34	
Elastic modulus	117 GPa	16969 ksi	



aboratory

ESEARCH IN ELECTRONIC ENERGY SYSTEMS

"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017



3ø Bridge Concept

Example: 3-phase full bridge prismatic module



"3-D Prismatic Packaging Methodologies for Wide Band Gap Power Electronics Modules," Dissertation, Dr. Haotao Ke, North Carolina State University, Sept. 2017





New thin dielectrics for Low Cost modules

Ceramics?

Flexible-Ceramic Power Electronics Packaging

NEEDS ADDRESSED

High Density, Fast Response, Low Voltage, System-in-Package Power Converters

- Need Inexpensive converters with good thermal management
- Operate Temp ≤85°C (similar to PCB)
- Suitable for high current GaN
 - and wearable power electronics

TECHNOLOGY

- Thin E-Strate <u>flexible <u>3YSZ</u> ceramic for:</u>
 - High volume roll-to-roll manufacturing
 - High thermal management for highly dense LV power converters
- Thin 20 & 40 micron substrates for low thermal resistance



- Licensed from Corning

The 3YSZ Suitable for wearable electronics (<100°C, <100V) applications









New Thin Organic Dielectrics for Low Cost Modules

Epoxy Resin Composite Dielectrics – ERCDs These provide and opportunity to look at very low cost modules with *embedded* components.

"Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao¹, Yifan Jiang¹, Bo Gao¹, Kenji Nishiguchi², Yoshi Fukawa³, D. C. Hopkins¹ ¹North Carolina State University, ²Risho Kogyo Co., LTD, ³TOYOTech LLC

State-of-art development of WBG power module



SiC Module w/ double-sided cooling by ORNL^[1]

- 2.6 nH extracted parastics inductance
- Bus up to 600V with >40A capability
- Kelvin connections implemented
- · Gate bonding wire required



SKiN and Direct Pressed Die technology by Semikron^[2]

- >20% thermal resistance reduction
- 10% reduction in parasitic inductance
- >25% improvement in surge current
- Improved thermal-cycling based reliability
- 1700V/1800A
- Challenge on the Press Unit design and implementation

[1] F. Yang, et al. Design of a Low Parasitic Inductance SiC Power Module with Double-sided Cooling. APEC 2017, Tampa, FL.
[2] S. Hauser. Direct Pressed Die Technology: Increased Power Density and Reliability in Standard Power Module Packages. APEC 2017, Tampa, FL.





State-of-art development of WBG power module



PowerStack packaging technology by Texas Instruments[3]

- Lower Parasitics between high- and low-side switches
- Improved Power Efficiency
- Better Thermal performance
- Applicable for lower voltage applications for now



- Insulated-Metal-Baseplate based IPM by Mitsubishi [4, 5]
- CTE of insulating resin layer ~17ppm, close to Copper, with better mechanical stress management
- 35% thermal impedance reduction from development of resin
- Less interconnection layers for lower profile, up to 55% size reduction from traditional DBC based module
- · Better thermal cycling reliability with less cracks during cycling
- · Heavily depends on the resin interface material
- [3] M. Roming, et al. 3D packaging advancements drive performance, power and density in power device. White Paper, Junly 2011.
- [4] Y. Kaji, et al. Novel IGBT Modules with Epoxy Resin Encapsulation and Insulating Metal Baseplate. ISPSD 2016.

[5] T. Takahashi, et al. A 1700V-IGBT module and IPM with new insulated metal baseplate (IMB) featuring enhanced isolation properties and thermal conductivity. PCIM Europe 2016.





Criterion for thin dielectric selection for

Target Application: 1200V / 40A SiC MOSFET and Schottky Diode based Power Module

Parameters	Unit	Value
Thermal Conductivity	W/mK	> 3
Breakdown Voltage	kV	> 3
Leakage Current	μA	~ 10
Dielectric Constant	1	< 8
Operation Temperature	°C	> 175
Processing Temperature	°C	> 250

Criterion for thin dielectric selection for power module substrate applications

- *Thermal conductivity* need not be high, due to thin dielectric
- Sufficient breakdown voltage for adequate margin for 1200V SiC MOSFETs
- Low leakage current comparable with SiC devices at the same conditions, such as temperature
- *High temperature* operation similar to SiC devices
- High processing temperature to leave margin for assembly processes

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





Epoxy Resin Composite Dielectric by RISHO





DCHopkins@NCSU.edu www.PREES.org ©2019 DOUGLAS C HOPKINS

RESEARCH IN ELECTRONIC ENERGY SYSTEMS

Investigating Flexible Thin Dielectric as Substrates

Target Material: Recently developed Epoxy-Resin based dielectric by Risho Kogyo Co., Ltd. – AC-7208

Properties of the Thin Dielectric (measured at 120 µm)

Better Stress Management

- CTE closer to copper than traditional ceramic (4.5 ppm/K ~ 7 ppm/K)
- Flexible allowing for stress release during assembly and service of the module

Parameter	Unite	Value
Thermal Conductivity	W/mK	8
Tg	°C	270
Modulus	GPa	30
Bending Strength	MPa	94
СТЕ	ppm/°C	9/22
Dk	/	6.3
Df	/	0.009
Water Absorption	%	0.27
Dielectric Strength	kV	5.6 @ 120 μm

Comparable thermal performance with alumina

- Better unit area thermal conductance than alumina
- 1/5 unit area thermal conductance of AIN
- Lower cost for epoxy-resin substrate

Parts	Thickness /µm	Thermal Conductivity W/m·K	Unit Thermal Conductance W/m ^{2.} °C	
Epoxy-resin	80	8	0.1E6	
Al- ₂ O ₃	254	23	0.09E6	
AIN	254	170	0.67E6	

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





Epoxy Resin Composite Dielectric



Leakage current measured on 80 µm sample with Cu bonded on both sides

- 20 µA leakage even at 250 °C with 1200 V voltage applied
- 1 nA leakage at room temperature with > 4kV voltage applied

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





Resource Development for ERCD Topology Research

- 1. ERCD "substrate-less" approaches identified for high voltage (5kV/120µm), high temperature (≤300°C) and high thermal impedance (10W/mK).
- 2. Materials systems for fluid compatibility, multilayering and metal backing for investigation of dense high voltage power module structures.
- 3. Processes and equipment for ERCD systems identified and ordered through PREES resources.



RESEARCH IN ELECTRONIC ENERGY SYSTEMS



ERCD Composition



Microstructure of the dielectric at 20,000 magnification

- O is corresponding to alumina particles, distributed almost everywhere, N is the AIN particles, with limited number, C is from the polymer, Cu is from the bonding interface
- AIN and alumina particles are also identified by XRD analysis
- High thermal conductivity is from the widely distributed alumina particles and few AIN particles

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





ERCD Breakdown Voltage



Properties during reliability experiments (Thermal aging and thermal cycling)

- •Thermal aging is conducted at 150 °C
- •Thermal cycling is from -55°C to 125 °C
- •Peel strength (35µm copper on 120µm dielectric with 1mm Al) is not as high as DBC interface (4N/mm for 0.3mm Cu on alumina)
- •Limited degradation during thermal aging up to 200 Hr in breakdown voltage and peel strength
- •The properties do not change much during thermal cycling up to 1000 cycles

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





AC-7208 (8W/mK)

Product number	AC-7208		✦High temperature long term test(@175°C)
Dioloctric lavor			#,##0.0_);[Re5](#,##0.0)
thickness	120µ	ım	#,##0.0_);[Re4](#,##0.0)
			###0.0.);[Re1](#,##0.0)
Thermal cond.	8	Laser flash	- #,##0.0_);[Re1](#,##0.0)
(W/mK)			#,##0.0_);[Re2](#,##0.0)
	270	DMA	#,##0.0_);[Re1](#,##0.0)
ig(C)	270	method	#,∰0.0_);[Re31](#,##0.0)
Peel strength	1.0		#,##0.0_);[Re30](#,##0.0) #,##0.0_);[Re30](#,##0.0)
(kN/m)	1.2	1 oz copper	ົ ⁵⁰ ,0 ⁰ ,5 ⁰ ,0 ⁰ ,5 ⁰ ,0 ⁰ Time (Hr)
Solder limit (sec)	Over 60	260%	◆Thermal cycle test(-40⇔125°C)
		200 C	##0.0_);[Re5](#,##0.0)
CTE(ppm/°C)	9/22	α_1/α_2	#,##@0_);[Re4](#,##0.0)
Brookdown			#,## % 0_);[Re3](#,##0. 0)
	Over 5	JIS C2110	
(KV)			= #,##0.0_);[Re31](#,## 2 0)
CTI	Over 600	IEC method	###00_);[Re1](#,##0.0)
Flammability	V-0equiv.	UL94	#,##@0_);[Re31](#,##0.0) = #,##0.0_;[Re30](#,##0.0)
After long term test at 1	75°C and thermal c	vole test	#,##0.0_);[Re30](#,##0.0)
There is no problem in	h. Cycle number / times		
\rightarrow This material also s	hows high reliability	/.	Courtesy of RISHO
FRF		DCHopkins@NCS	SU.edu PREES Laboratory



DCHopkins@NCSU.edu www.PREES.org ©2019 DOUGLAS C HOPKINS

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

AC-7210 (10W/mK)

			a
Product number	AC-72	210	
Dielectric layer thickness	120µm		HIGH TEMPERATURE LONG TERM 8.0 DELLA DULTX((4,###0.0_);[Re31](#,##0.0)
Thermal cond. (W/mK)	10	Laser flash method	RELIABILITY (175 C) 8 6.0
Tg(°C)	270	DMA method	5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.05.0 5.05.0 5.05.05.05.05.05.05.05.0
Peel strength (kN/m)	1.2	1 oz copper	3 .0 4 .0 3 .0 4 .0 4 .0 4 .0 5 6 7 6 7 7 7 7 7 7 7 7 7 7
Solder limit(sec)	60<	260°C	2.0 1.0 #,##0.0_);[Re31](#,##0.0)
CTE(ppm/°C)α1	14/14/14	X/Y/Z	0.0 #,##0.0_);[Re31](#,##0.0)
Breakdown voltage (kV)	5<	JIS C2110	ົຸດີ _ເ ດີເດີເດີເດີເດີເດີເດີເດີ Treating time(hr)
СТІ	600<	IEC method	
Flammability	V-0 equivalent	UL94	



DCHopkins@NCSU.edu www.PREES.org ©2019 DOUGLAS C HOPKINS

Courtesy of **RISHO**

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

ESLaboratory

NC STATE UNIVERSITY

High Heat resistance CCL for Power Modules

Low CTE and high heat resistance material CS-3305A (CCL)

ES-3310A (Prepreg)

Ultra-thin thickness(15µm of 1ply type or 30µm of 2ply type)







General properties of CS-3305A series

Item			Unit	CS-3305A (E-glass)	CS-3305AS (Low CTE glass)	CS-3305AQ (Quartz glass)
СТЕ	Y	α ₁	ppm	6~8	2~4	0.5~1
(Other Low CTE glass fabric enables	Х	α ₁	ppm	6~8	2~4	0.5~1
lower CTE)	z	α ₁	ppm	10~15	10~15	10~15
Glass transition Temperature (Tg)	DMA		°C		Over 300°C	
Water absorption ratio		%	0.13			
Flexural	25°C		MPa	517	660	446
(Y-axis)	250°C		MPa	415	470	356
Flexural	25°C		GPa	32	35	32
(Y-axis)	250°C		GPa	16	19	19
Peel strength (Copper)		KN/m	0.6 [VLP 1/3oz]			
Solder heat resistance(300°C)			Sec.	over300		
						Courtesy of





High Tg and high modulus by DMA method



•There is no *tano* peak of CS-3305A \rightarrow Tg : over 300°C • Storage modulus maintains, higher than the other material up

• Storage modulus maintains higher than the other material under the high temperature.





Thermal decomposition temperature by TGA method

CS-3305A is a long term heat resistance material.



	CS-3305A	Standard FR-4.0
Td(1%)	352°C	277°C
Td(5%)	487°C	310°C





Retention of peel strength of copper foil



650Vdc/20A ¹/₂-bridge IPM based on RISHO Substrate



From: PowerAmerica Short Course Nov 2018 Raleigh, NC





650Vdc/20A ¹/₂-bridge IPM based on RISHO Substrate







Thermal Analysis

Thermal analysis w/ first order estimation of losses: $P_{rds} = 129m^*20A^2 = 51.6W @ Tjmax=150^{\circ}C$ $P_{sw} = 55uJ^*0.5MHz = 27.5W @ 400V, 15A$ $P_{tot} = P_{rds} + P_{sw} = 79.1W$

Given:

Die Pad = 6mm X 3mm, ERCD Substrate thickness = 80µm, Al case thickness = 0.9mm:

20mm PCB/ 2mm Al case Input header Gan HS Gan LS Driver M2 screws J2mm PCB/38mm Al case Strews J2mm PCB/38mm Al case



Approximating with 45° rule: Asub=(6mm+0.04mm)*(3mm+0.04mm)=18.4mm² Acase=(6m+0.04mm+0.9mm)*(3mm+0.04mm+0.9mm)=27.3mm Rsub=0.08mm/18.4mm²*1000/(10W/m°C)=0.43 °C /W Rcase=0.9mm/27.3mm²*1000/(205W/m °C)=0.16 °C /W

$$\begin{split} R_{total} &= R_{chip} + R_{sub} + R_{case} = 0.5^{\circ} C / W + 0.43^{\circ} C / W + 0.16^{\circ} C / W = \underline{1.09^{\circ} C / W} \\ At P &= 56.5W, \ T_{case} = 40^{\circ} C, \ Tj = 40^{\circ} C + 79.1W^{*} 1.09^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C \\ Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmax = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < Tjmx = 150^{\circ} C / W = \underline{126.2^{\circ} C}, \ < T$$





Sponsors: DCHopkins@NCSU.edu www.PREES.org ©2019 DOUGLAS C HOPKINS

Thank you to



Inductance & Performance

Inductance estimation:

1. Power loop: 6.5nH using rectangle estimation 2. Gate loop: 3.8nH using rectangle estimation For optimal gate driver at Q=1.5 (0.3V overshoot): $R=(L/C)^{-1/2}/Q=2.5 \Omega$, L=3.8nH, $C=C_{iss}=0.26nF$ Gate driver has $R_{out} = 2.7\Omega > 2.5$, therefore no R_{ext} is required. Then, simulation shows only 0.26V gate overshoot, well within GaN ratings.





Thank you to GaN Systems, Risho and Electronic Interconnect for supplying parts and processing





Buck converter with Q1 as switch and Q2 as sync rect.







SiC Integrated Power Module Test Design

Excerpt from: Xin Zhao^[1] Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018

[1] Now at Univ. of Texas at Austin

Double Sided Design



Substrates on Double Side



- Volume: 35 mm × 15.5 mm × 3mm
- Power Devices: CPM2-1200-0025B / CPW5-1200-Z050B
- Rating: 800 V/ 40 A
- Auxiliary terminals on single side of the module, allowing for both side heat sink attachment, with terminals able to attached on PCB for interconnections

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





SiC IPM Design

Circuit Schematic Design



Schematic Design for SiC half bridge IPM

- Boostrap Power Supply
- Digital Isolator
- LDO
- Gate driver Circuits
- -5V turn-off power supply
- Single switch pair IPM is developed as initial investigation

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018







Simulation of the SiC IPM Design

Simulation for Parasitic Extraction

Power stage 3D model





Summary of extracted parasitics

Location	Inductance / nH	Resistance / mΩ
$DC+ \rightarrow DC-$	0.6	0.22
MOSFET Drain	0.44	0.20
MOSFET Source	0.20	0.10
Diode Anode	1.87	0.38
Diode Cathode	2.23	0.46

- Inductance in the entire loop is 0.6 nH.
- Diode inductance is larger, since it parallels the MOSFET drain to source.
- Applicable for lower losses and higher operation frequency.

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





SiC-IPM Layout

Circuit Layout Design



Layout design for the SiC half bridge IPM

- Interconnections are applied to both top and bottom side of substrates
- Interconnection metal in the main power loop is a copmprise between thermal spreading and EMI nosie reduction
- Only the layout (c) and (d) are discussion in the presentation for the single switch module
- The layout design is not optimized and the long gate loop trace on the plane, results in excessive noise during switching
- Jumper wire minimizes gate loop length during the fabrication for demonstration of the design

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





SiC IPM Fabrications & Measurements



Output Characteristics of SiC MOSFET in IPM 45 40 Vgs=0 Vgs=5V 35 Vgs=10V Vgs=15V 30 Vgs=20V 25 20 15 10 1.5 2 3.5 0.5 1 2.5 3 4 Vds / V **Drain-Source** 60 30 2.5 0.0 [7] CPM2-1200-0025B **Drain-Source V** DATASHEET

The forward and reverse characteristics of SiC MOSEET is similar with data shown on the datasheet[7].

The proposed module fabrication and assembly process, including the topside metallization process of SiC devices, can fully exhibits the initial performance of the SiC devices

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 - Jun 02, 2018

5

0





SiC IPM Fabrications & Measurements

Module Assembly & Driver Circuits Test





 Gate pad is on same plane as gate driver, output signal verified for -5V turn-off and 20V turn-on of MOSFET

- Flip-chip assembly for SiC MOSFET and Diode
- Underfill applied for 1200V isolation
- Large terminals for testing



From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





Conclusions

- Selection Criterion of Thin dielectric substrate material is set up based on design requirements of 1200V WBG device based IPMs.
- A 120µm recently developed flexible epoxy-resin based dielectric, by Risho Kogyo Co., Ltd., is investigated, and proved to be suitable for power module substrate in terms of electrical, thermal, mechanical properties, cost, and reliability.
- A high-density half-bridge SiC power module is designed with ultra-low parasitics, utilizing epoxy-resin based dielectric, for high-frequency and low-loss applications.
- Fabrication process of double-side solderable SiC MOSFETs and diodes is developed, capable of deposition of metallization layer up to 2µm.
- A single-switch SiC power module with more functionality is fabricated, allowing for double-side cooling functions, verified by static measurements.
- The proposed substrate material, and designed WBG IPM with ultra-low parasitics, high functionality and double-side cooling is verified and show potential for high frequency and high power density applications.

From Xin Zhao Presentation: "Novel Polymer Substrate-Based 1.2kV / 40A Double-Sided Intelligent Power Module," Xin Zhao, Yifan Jiang, Bo Gao, Kenji Nishiguchi, Yoshi Fukawa, Douglas C. Hopkins, IEEE 67th ECTC, Orlando, FL May 30 – Jun 02, 2018





End

Prof. Douglas C. Hopkins, Ph.D. Director – PREES Laboratory FREEDM System Center North Carolina State Univ. 1791 Varsity Dr., Suite 100 Raleigh, NC 27606-7571 919-513-5929 DCHopkins@NCSU.Edu www.prees.org